You are on page 1of 794

MiCOM P642, P643 & P645

Transformer Protection Relay


P64x/EN M/A42

Software Version 02C
Hardware Suffix J (P642)
Hardware Suffix K (P643/5)
Technical Manual






































Note: The technical manual for this device gives instructions for its installation, commissioning, and operation.
However, the manual cannot cover all conceivable circumstances or include detailed information on all topics.
In the event of questions or specific problems, do not take any action without proper authorization. Contact
the appropriate Schneider Electric technical sales office and request the necessary information.
Any agreements, commitments, and legal relationships and any obligations on the part of Schneider Electric
including settlements of warranties, result solely from the applicable purchase contract, which is not affected
by the contents of the technical manual.
This device MUST NOT be modified. If any modification is made without the express permission of
Schneider Electric, it will invalidate the warranty, and may render the product unsafe.

The Schneider Electric logo and any alternative version thereof are trademarks and service marks of Schneider Electric.
All trade names or trademarks mentioned herein whether registered or not, are the property of their owners.
This manual is provided for informational use only and is subject to change without notice.
2010, Schneider Electric. All rights reserved.






CONTENTS
Safety Section P64x/EN SS/G11

Chapter 1 Introduction P64x/EN IT/A42

Chapter 2 Technical Data P64x/EN TD/A42

Chapter 3 Getting Started P64x/EN GS/A42

Chapter 4 Settings P64x/EN ST/A42

Chapter 5 Operation P64x/EN OP/A42

Chapter 6 Application Notes P64x/EN AP/A42

Chapter 7 Programmable Logic P64x/EN PL/A42

Chapter 8 Measurements and Recording P64x/EN MR/A42

Chapter 9 Firmware Design P64x/EN FD/A42

Chapter 10 Commissioning P64x/EN CM/A42

Chapter 11 Maintenance P64x/EN MT/A42

Chapter 12 Troubleshooting P64x/EN TS/A42

Chapter 13 SCADA Communications P64x/EN SC/A42

Chapter 14 Symbols and Glossary P64x/EN SG/A42

Chapter 15 Installation P64x/EN IN/A42

Chapter 16 Firmware and Service Manual Version History P64x/EN VH/A42



SS
IT
TD
GS
ST
OP
AP
PL
MR

FD
CM
MT
TS
SC
SG
VH
IN






Safety Section P64x/EN SS/G11




SS
SAFETY SECTION










P64x/EN SS/G11 Safety Section




SS


Safety Section P64x/EN SS/G11



(SS) - 1

SS
CONTENTS
1. INTRODUCTION 3
2. HEALTH AND SAFETY 3
3. SYMBOLS AND LABELS ON THE EQUIPMENT 4
3.1 Symbols 4
3.2 Labels 4
4. INSTALLING, COMMISSIONING AND SERVICING 4
5. DE-COMMISSIONING AND DISPOSAL 7
6. TECHNICAL SPECIFICATIONS FOR SAFETY 8
6.1 Protective fuse rating 8
6.2 Protective class 8
6.3 Installation category 8
6.4 Environment 8





P64x/EN SS/G11 Safety Section

(SS) - 2


SS
Safety Section P64x/EN SS/G11-S



(SS) - 3

SS
STANDARD SAFETY STATEMENTS AND EXTERNAL LABEL INFORMATION
FOR SCHNEIDER ELECTRIC EQUIPMENT
1. INTRODUCTION
This Safety Section and the relevant equipment documentation provide full information on
safe handling, commissioning and testing of this equipment. This Safety Section also
includes reference to typical equipment label markings.
The technical data in this Safety Section is typical only, see the technical data section of the
relevant equipment documentation for data specific to a particular equipment.

Before carrying out any work on the equipment the user should be familiar with
the contents of this Safety Section and the ratings on the equipments rating
label.
Reference should be made to the external connection diagram before the equipment is
installed, commissioned or serviced.
Language specific, self-adhesive User Interface labels are provided in a bag for some
equipment.
2. HEALTH AND SAFETY
The information in the Safety Section of the equipment documentation is intended to ensure
that equipment is properly installed and handled in order to maintain it in a safe condition.
It is assumed that everyone who will be associated with the equipment will be familiar with
the contents of this Safety Section, or the Safety Guide (SFTY/4L M).
When electrical equipment is in operation, dangerous voltages will be present in certain parts
of the equipment. Failure to observe warning notices, incorrect use, or improper use may
endanger personnel and equipment and also cause personal injury or physical damage.
Before working in the terminal strip area, the equipment must be isolated.
Proper and safe operation of the equipment depends on appropriate shipping and handling,
proper storage, installation and commissioning, and on careful operation, maintenance and
servicing. For this reason only qualified personnel may work on or operate the equipment.
Qualified personnel are individuals who:
Are familiar with the installation, commissioning, and operation of the equipment and of
the system to which it is being connected;
Are able to safely perform switching operations in accordance with accepted safety
engineering practices and are authorized to energize and de-energize equipment and to
isolate, ground, and label it;
Are trained in the care and use of safety apparatus in accordance with safety
engineering practices;
Are trained in emergency procedures (first aid).
The equipment documentation gives instructions for its installation, commissioning, and
operation. However, the manuals cannot cover all conceivable circumstances or include
detailed information on all topics. In the event of questions or specific problems, do not take
any action without proper authorization. Contact the appropriate Schneider Electric technical
sales office and request the necessary information.

P64x/EN SS/G11 Safety Section

(SS) - 4


3. SYMBOLS AND LABELS ON THE EQUIPMENT
For safety reasons the following symbols which may be used on the equipment or referred to
in the equipment documentation, should be understood before it is installed or
commissioned.
SS
3.1 Symbols



Caution: refer to equipment documentation



Caution: risk of electric shock



Protective Conductor (*Earth) terminal



Functional/Protective Conductor (*Earth)
terminal




Note: This symbol may also be used
for a Protective Conductor (Earth)
Terminal if that terminal is part of a
terminal block or sub-assembly e.g.
power supply.
*NOTE: THE TERM EARTH USED THROUGHOUT THIS TECHNICAL
MANUAL IS THE DIRECT EQUIVALENT OF THE NORTH
AMERICAN TERM GROUND.
3.2 Labels
See Safety Guide (SFTY/4L M) for typical equipment labeling information.
4. INSTALLING, COMMISSIONING AND SERVICING
Equipment connections
Personnel undertaking installation, commissioning or servicing work for this
equipment should be aware of the correct working procedures to ensure safety.
The equipment documentation should be consulted before installing,
commissioning, or servicing the equipment.
Terminals exposed during installation, commissioning and maintenance may
present a hazardous voltage unless the equipment is electrically isolated.
The clamping screws of all terminal block connectors, for field wiring, using M4
screws shall be tightened to a nominal torque of 1.3 Nm.
Equipment intended for rack or panel mounting is for use on a flat surface of a
Type 1 enclosure, as defined by Underwriters Laboratories (UL).
Any disassembly of the equipment may expose parts at hazardous voltage, also
electronic parts may be damaged if suitable electrostatic voltage discharge (ESD)
precautions are not taken.
If there is unlocked access to the rear of the equipment, care should be taken by
all personnel to avoid electric shock or energy hazards.
Voltage and current connections shall be made using insulated crimp terminations
to ensure that terminal block insulation requirements are maintained for safety.

Safety Section P64x/EN SS/G11-S



(SS) - 5

SS
Watchdog (self-monitoring) contacts are provided in numerical relays to indicate
the health of the device. Schneider Electric strongly recommends that these
contacts are hardwired into the substation's automation system, for alarm
purposes.
To ensure that wires are correctly terminated the correct crimp terminal and tool
for the wire size should be used.
The equipment must be connected in accordance with the appropriate connection
diagram.
Protection Class I Equipment
- Before energizing the equipment it must be earthed using the protective
conductor terminal, if provided, or the appropriate termination of the
supply plug in the case of plug connected equipment.
- The protective conductor (earth) connection must not be removed since
the protection against electric shock provided by the equipment would be
lost.
- When the protective (earth) conductor terminal (PCT) is also used to
terminate cable screens, etc., it is essential that the integrity of the
protective (earth) conductor is checked after the addition or removal of
such functional earth connections. For M4 stud PCTs the integrity of the
protective (earth) connections should be ensured by use of a locknut or
similar.
The recommended minimum protective conductor (earth) wire size is 2.5 mm
(3.3 mm for North America) unless otherwise stated in the technical data section
of the equipment documentation, or otherwise required by local or country wiring
regulations.
The protective conductor (earth) connection must be low-inductance and as short
as possible.
All connections to the equipment must have a defined potential. Connections that
are pre-wired, but not used, should preferably be grounded when binary inputs
and output relays are isolated. When binary inputs and output relays are
connected to common potential, the pre-wired but unused connections should be
connected to the common potential of the grouped connections.
Before energizing the equipment, the following should be checked:
- Voltage rating/polarity (rating label/equipment documentation);
- CT circuit rating (rating label) and integrity of connections;
- Protective fuse rating;
- Integrity of the protective conductor (earth) connection (where
applicable);
- Voltage and current rating of external wiring, applicable to the application.
Accidental touching of exposed terminals
If working in an area of restricted space, such as a cubicle, where there is a risk of
electric shock due to accidental touching of terminals which do not comply with
IP20 rating, then a suitable protective barrier should be provided.
Equipment use
If the equipment is used in a manner not specified by the manufacturer, the
protection provided by the equipment may be impaired.
Removal of the equipment front panel/cover
Removal of the equipment front panel/cover may expose hazardous live parts,
which must not be touched until the electrical power is removed.
P64x/EN SS/G11 Safety Section

(SS) - 6


UL and CSA/CUL listed or recognized equipment
To maintain UL and CSA/CUL Listing/Recognized status for North America the
equipment should be installed using UL or CSA Listed or Recognized parts for the
following items: connection cables, protective fuses/fuseholders or circuit
breakers, insulation crimp terminals and replacement internal battery, as specified
in the equipment documentation.
For external protective fuses a UL or CSA Listed fuse shall be used. The Listed
type shall be a Class J time delay fuse, with a maximum current rating of 15 A and
a minimum d.c. rating of 250 Vd.c., for example type AJT15.
Where UL or CSA Listing of the equipment is not required, a high rupture capacity
(HRC) fuse type with a maximum current rating of 16 Amps and a minimum d.c.
rating of 250 Vd.c. may be used, for example Red Spot type NIT or TIA.
Equipment operating conditions
The equipment should be operated within the specified electrical and
environmental limits.
Current transformer circuits
Do not open the secondary circuit of a live CT since the high voltage produced
may be lethal to personnel and could damage insulation. Generally, for safety,
the secondary of the line CT must be shorted before opening any connections to
it.
For most equipment with ring-terminal connections, the threaded terminal block
for current transformer termination has automatic CT shorting on removal of the
module. Therefore external shorting of the CTs may not be required, the
equipment documentation should be checked to see if this applies.
For equipment with pin-terminal connections, the threaded terminal block for
current transformer termination does NOT have automatic CT shorting on removal
of the module.
External resistors, including voltage dependent resistors (VDRs)
Where external resistors, including voltage dependent resistors (VDRs), are fitted
to the equipment, these may present a risk of electric shock or burns, if touched.
Battery replacement
Where internal batteries are fitted they should be replaced with the recommended
type and be installed with the correct polarity to avoid possible damage to the
equipment, buildings and persons.
Insulation and dielectric strength testing
Insulation testing may leave capacitors charged up to a hazardous voltage. At the
end of each part of the test, the voltage should be gradually reduced to zero, to
discharge capacitors, before the test leads are disconnected.
Insertion of modules and pcb cards
Modules and PCB cards must not be inserted into or withdrawn from the
equipment whilst it is energized, since this may result in damage.
Insertion and withdrawal of extender cards
Extender cards are available for some equipment. If an extender card is used,
this should not be inserted or withdrawn from the equipment whilst it is energized.
This is to avoid possible shock or damage hazards. Hazardous live voltages may
be accessible on the extender card.
SS
Safety Section P64x/EN SS/G11



(SS) - 7

External test blocks and test plugs
Great care should be taken when using external test blocks and test plugs such
as the MMLG, MMLB and MiCOM P990 types, hazardous voltages may be
accessible when using these. *CT shorting links must be in place before the
insertion or removal of MMLB test plugs, to avoid potentially lethal voltages.
*Note: When a MiCOM P992 Test Plug is inserted into the MiCOM P991 Test
Block, the secondaries of the line CTs are automatically shorted, making
them safe.
Fiber optic communication
Where fiber optic communication devices are fitted, these should not be viewed
directly. Optical power meters should be used to determine the operation or
signal level of the device.
Cleaning
The equipment may be cleaned using a lint free cloth dampened with clean water,
when no connections are energized. Contact fingers of test plugs are normally
protected by petroleum jelly, which should not be removed.
SS
5. DE-COMMISSIONING AND DISPOSAL
De-commissioning
The supply input (auxiliary) for the equipment may include capacitors across the
supply or to earth. To avoid electric shock or energy hazards, after completely
isolating the supplies to the equipment (both poles of any dc supply), the
capacitors should be safely discharged via the external terminals prior to
de-commissioning.


Disposal
It is recommended that incineration and disposal to water courses is avoided.
The equipment should be disposed of in a safe manner. Any equipment
containing batteries should have them removed before disposal, taking
precautions to avoid short circuits. Particular regulations within the country of
operation, may apply to the disposal of the equipment.
P64x/EN SS/G11 Safety Section

(SS) - 8


6. TECHNICAL SPECIFICATIONS FOR SAFETY
Unless otherwise stated in the equipment technical manual, the following data is applicable.
SS
6.1 Protective fuse rating
The recommended maximum rating of the external protective fuse for equipments is 16A,
high rupture capacity (HRC) Red Spot type NIT, or TIA, or equivalent. The protective fuse
should be located as close to the unit as possible.
DANGER - CTs must NOT be fused since open circuiting them may
produce lethal hazardous voltages.
6.2 Protective class
IEC 60255-27: 2005 Class I (unless otherwise specified in the
equipment documentation).
EN 60255-27: 2005 This equipment requires a protective
conductor (earth) connection to ensure user safety.
6.3 Installation category
IEC 60255-27: 2005 Installation category III (Overvoltage Category III):
EN 60255-27: 2005 Distribution level, fixed installation.
Equipment in this category is qualification tested at
5 kV peak, 1.2/50 s, 500 , 0.5 J, between all
supply circuits and earth and also between
independent circuits.
6.4 Environment
The equipment is intended for indoor installation and use only. If it is required for use in an
outdoor environment then it must be mounted in a specific cabinet of housing which will
enable it to meet the requirements of IEC 60529 with the classification of degree of
protection IP54 (dust and splashing water protected).
Pollution Degree - Pollution Degree 2 Compliance is demonstrated by reference to safety
Altitude - Operation up to 2000m standards.
IEC 60255-27:2005
EN 60255-27: 2005
Introduction P64x/EN IT/A42

MiCOM P642, P643, P645


IT
INTRODUCTION









Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)
P64x/EN IT/A42 Introduction



MiCOM P642, P643, P645

IT


Introduction P64x/EN IT/A42

MiCOM P642, P643, P645

(IT) 1-1

IT
CONTENTS
(IT) 1-
1. MICOM DOCUMENTATION STRUCTURE 3
2. INTRODUCTION TO MICOM 5
3. PRODUCT SCOPE 6
3.1 Functional overview 6
3.2 Ordering options 10
3.2.1 Information required with order - Software versions 01B and 01D 10
3.2.2 Information required with order - Software versions 02B 13


FIGURES
Figure 1 Functional diagram 9




P64x/EN IT/A42 Introduction

(IT) 1-2

MiCOM P642, P643, P645

IT





Introduction P64x/EN IT/A42-S

MiCOM P642, P643, P645

(IT) 1-3

IT
1. MICOM DOCUMENTATION STRUCTURE
The manual provides a functional and technical description of the MiCOM protection relay
and a comprehensive set of instructions for the relays use and application.
The chapter contents are summarized as follows.
P64x/EN IT Introduction
A guide to the MiCOM range of relays and the documentation structure. General safety
aspects of handling Electronic Equipment is discussed with particular reference to relay
safety symbols. Also a general functional overview of the relay and brief application
summary is given.
P64x/EN TD Technical Data
Technical data including setting ranges, accuracy limits, recommended operating conditions,
ratings and performance data. Compliance with norms and international standards is quoted
where appropriate.
P64x/EN GS Getting Started
A guide to the different user interfaces of the protection relay describing how to start using it.
This chapter provides detailed information regarding the communication interfaces of the
relay, including a detailed description of how to access the settings database stored in the
relay.
P64x/EN ST Settings
A list of all relay settings, including ranges, step sizes and defaults with a brief explanation of
each setting.
P64x/EN OP Operation
A comprehensive and detailed functional description of all protection and non-protection
functions.
P64x/EN AP Application Notes
This chapter includes a description of common power system applications of the relay,
calculation of suitable settings, some typical worked examples, and how to apply the settings
to the relay.
P64x/EN PL Programmable Logic
An overview of the programmable scheme logic and a description of each logical node. This
chapter includes the factory default (PSL) and an explanation of typical applications.
P64x/EN MR Measurements and Recording
A detailed description of the relays recording and measurements functions including the
configuration of the event and disturbance recorder and measurement functions.
P64x/EN FD Firmware Design
An overview of the operation of the relays hardware and software. This chapter includes
information on the self-checking features and diagnostics of the relay.
P64x/EN CM Commissioning
Instructions on how to commission the relay, comprising checks on the calibration and
functionality of the relay.
P64x/EN MT Maintenance
A general maintenance policy for the relay is outlined.
P64x/EN TS Troubleshooting
Advice on how to recognize failure modes and the recommended course of action. Includes
guidance on whom in Schneider Electric to contact for advice.
P64x/EN IT/A42 Introduction

(IT) 1-4

MiCOM P642, P643, P645

IT
P64x/EN SC SCADA Communications
This chapter provides an overview regarding the SCADA communication interfaces of the
relay. Detailed protocol mappings, semantics, profiles and interoperability tables are not
provided in this manual. Separate documents are available for each protocol, downloadable
from our website.
P64x/EN SG Symbols and Glossary
List of common technical abbreviations used in the product documentation.
P64x/EN IN Installation
Recommendations on unpacking, handling, inspection and storage of the relay. A guide to
the mechanical and electrical installation of the relay is provided, incorporating earthing
recommendations. All external wiring connections to the relay are shown.
P64x/EN VH Firmware and Service Manual Version History
History of all hardware and software releases for the product.
Introduction P64x/EN IT/A42-S

MiCOM P642, P643, P645

(IT) 1-5

IT
2. INTRODUCTION TO MiCOM
MiCOM is a comprehensive solution capable of meeting all electricity supply requirements.
It comprises a range of components, systems and services from Schneider Electric.
Central to the MiCOM concept is flexibility.
MiCOM allows you to define an application solution and integrate it with your power supply
control system through extensive communication capabilities.
The components within MiCOM are:
P range protection relays
C range control products
M range measurement products for accurate metering and monitoring
S range versatile PC support and substation control packages
MiCOM products include extensive facilities for recording information on the state and
behavior of the power system using disturbance and fault records. At regular intervals they
can provide measurements of the system to a control center, allowing remote monitoring and
control.
For up-to-date information on any MiCOM product, visit our website:
http://www.schneider-electric.com

P64x/EN IT/A42 Introduction

(IT) 1-6

MiCOM P642, P643, P645

IT
3. PRODUCT SCOPE
The MiCOM P642, P643 and P645 preserves transformer service life by offering fast
protection for transformer faults. Hosted on an advanced IED platform, the P64x
incorporates differential, REF, thermal, and overfluxing protection, plus backup protection for
uncleared external faults. Model variants cover two and three winding transformers
(including autotransformers), with up to five sets of 3-phase CT inputs. Large CT counts are
common in ring bus or mesh corner applications, where the P64x summates currents to
create each total winding current, easing application of backup protection. Backup
overcurrent can be directionalized, where the user includes the optional 3-phase VT input in
their chosen model.
3.1 Functional overview
The P642/3/5 transformer protection relays have a wide variety of protection functions which
are summarized in the following table.
ANSII
number
Description P64x
87
Phase-segregated transformer biased differential protection is
provided for high-speed discriminative protection for all fault
types.
3/5
64
Biased low-impedance restricted earth fault element can be
used to provide high-speed earth fault protection.
2/3/5
50/51/67
Four overcurrent protection stages are provided which can be
selected as non-directional, directional, forward or directional
reverse. Stages 1 and 2 can be set as Inverse Definite
Minimum Time (IDMT) or Definite Time (DT); stages 3 and 4
can be set as DT only.
2/3/5
46OC
Four Definite Time stages of negative phase sequence
overcurrent protection are provided for remote back-up
protection for both phase-to-earth and phase-to-phase faults.
Each stage can be selected as non-directional, directional
forward or directional reverse.
2/3/5
49
Thermal overload protection based on IEEE Std C57.91-1995.
Thermal trip can be based on either hot spot or top oil
temperature, each with three time-delayed stages available.
2/3/5
LoL
Two one-stage definite time delay alarms based on aging
acceleration factor (F
AA
) or loss of life (LoL) are available.

Thru
Through faults are a major cause of transformer damage and
failure. Both the insulation and the mechanical effects of fault
currents are considered. A one-stage alarm is available for
through-fault monitoring.

50N/51N/67N
Derived or measured standby earth fault per winding is
available. Four overcurrent protection stages are provided
which can be selected as non-directional, directional, forward or
directional reverse. Stages 1 and 2 can be set as Inverse
Definite Minimum Time (IDMT) or Definite Time (DT); stages 3
and 4 can be set as DT only
2/3/5
59N
The 59N element is a two-stage design, each stage having
separate voltage and time delay settings. Stage 1 can be set to
operate on either an IDMT or DT characteristic, while stage 2
can be set to DT only.
2/3/5
24 Two five-stage overfluxing (V/Hz) elements protect the
transformer, against overexcitation. The first stage is a Definite
Time alarm, the second stage can be used to provide an
inverse or Definite Time trip characteristic and stages 3, 4 and
5 are Definite Time.
2/3/5
Introduction P64x/EN IT/A42

MiCOM P642, P643, P645

(IT) 1-7

IT
ANSII
number
Description P64x
27
A two-stage undervoltage protection element, configurable as
either phase-to-phase or phase-to-neutral measuring is
available, Stage 1 can be set as either IDMT or DT and stage 2
is DT only.
2/3/5
59
A two-stage overvoltage protection element, configurable as
either phase-to-phase or phase-to-neutral measuring is
available. Stage 1 can be set as either IDMT or DT and stage
2 is DT only.
2/3/5
81U/O
Four-stage Definite Time underfrequency and two-stage
Definite Time overfrequency protection is provided for load
shedding and back-up protection.
2/3/5
RTD
Ten RTDs (PT100) are available to monitor the ambient and
top oil temperature accurately. Each RTD has an
instantaneous alarm and Definite Time trip stage.
Option
2/3/5
50BF
A two-stage circuit breaker failure function is provided with a
3-pole initiation input from external protection.
2/3/5
37P
Phase undercurrent elements are available for use with, for
example, the circuit breaker fail function.
2/3/5
VTS
Voltage transformer supervision is provided (1, 2 & 3-phase
fuse failure detection) to prevent mal-operation of voltage-
dependent protection elements when a VT input signal is lost.
2/3/5
CTS
Current transformer supervision prevents mal-operation of
current-dependent protection elements when a CT input signal
is lost.
2/3/5
CLIO
Four analog or current loop inputs are provided for transducers
such as vibration sensors and tachometers. Each input has a
Definite Time trip and alarm stage, each input can be set to
Over or Under operation, and each input can be
independently selected as 0 to 1, 0 to 10, 0 to 20 or 4 to 20
mA.
Four analogue (or current loop) outputs are provided for the
analogue measurements in the relay. Each output can be
independently selected as 0 to 1, 0 to 10, 0 to 20 or 4 to 20
mA.
Option
2/3/5

Phase rotation. The rotation of the phases ABC or ACB for all
3-phase current and voltage channels can be selected. Also,
for pumped storage applications, the swapping of two phases
can be emulated independently for the 3-phase voltage and
3-phase current channels.
2/3/5

10 programmable function keys 2/3/5

18 programmable LEDs (tri-color P645, red P642/3/4) 2/3/5

8 to 24 digital inputs (order option) depending on the model 2/3/5

Front communication port (EIA(RS)232) 2/3/5

Rear communication port (K-Bus/EIA(RS)485). The following
communications protocols are supported: Courier, MODBUS,
IEC870-5-103 (VDEW), DNP3.0.
2/3/5

Rear communication port (Fiber Optic). The following
communications protocols are supported: Courier, MODBUS,
IEC870-5-103 (VDEW) and DNP3.0.
Option
2/3/5
P64x/EN IT/A42 Introduction

(IT) 1-8

MiCOM P642, P643, P645

IT
ANSII
number
Description P64x

Second rear communication port, EIA(RS)232/EIA(RS)485.
Courier, and K-Bus protocols.
Option
2/3/4/5

Rear IEC 61850-8-1 Ethernet communication port.
Option
2/3/5

Time synchronization port (IRIG-B)
Option
2/3/5
Table 1 Protection functions overview
In addition to the functions in Table 1, the P64x supports the following relay management
functions:
Measurement of all instantaneous & integrated values
Trip circuit and coil supervision
Four alternative setting groups
Programmable function keys
Control inputs
Programmable scheme logic
Programmable allocation of digital inputs and outputs
Sequence of event recording
Comprehensive disturbance recording (waveform capture)
Fault recording
Fully customizable menu texts
Multi-level password protection
Power-up diagnostics and continuous self-monitoring of the relay
Commissioning test facilities
Real time clock/time synchronization - time synchronization possible from IRIG-B input,
opto input or communications
Introduction P64x/EN IT/A42

MiCOM P642, P643, P645

(IT) 1-9

Application overview
50 BF
CBF_5
VTS
2nd Remote
comm. port
Remote
comm. port
Local
Communication
Self monitoring
27, 59, 59N
V<>
I
virtual
V
I-HV
IN-LV
I-LV
I-TV
IN-TV
I-TV
IN-HV
MEASI MEASO
always available
Transformer Differential
Protection P64x optional or specific
S S S S S
81
f<>
50
DTOC-3
51
IDMT-3
50 BF
CBF_4
50 BF
CBF_3
50 BF
CBF_2
50 BF
CBF_1
Thru
49
THRM1
LoL
CTS
51
IDMT-2
51
IDMT-1
50
DTOC-2
50
DTOC-1
87G
REF_2
87G
REF_3
87
DIFF
87G
REF_1
24
V/f
Fault records
Disturbance
Record
Measurements
46
DTOC-3
46
DTOC-2
46
DTOC-1
RTDs
BINARY
I/O
CLIO
P4249ENa
and

IT
Figure 1 Functional diagram
P64x/EN IT/A42 Introduction

(IT) 1-10

MiCOM P642, P643, P645

IT
3.2 Ordering options
3.2.1 Information required with order - Software versions 01B and 01D
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
MiCOM P642 transformer protection P642 0
Auxiliary voltage rating
24 48 V dc only
48 110 V dc (40 100 V ac)
110 250 V dc (100 240 V ac)

1
2
3

In/Vn rating
HV-LV In=1A/5A, Vn=(100/120 V)(8CT/1VT) 1
Hardware options
Nothing
IRIG-B only (modulated)
Fiber optic converter only
IRIG-B (modulated)& fiber optic converter
Ethernet with 100Mbit/s fibre-optic port
Second Rear Comms Port (Courier EIA232/EIA485/k-bus)
Second Rear Comms Port + IRIG-B (Courier EIA232/EIA485/k-bus)
Ethernet (100Mbit/s) + IRIG-B (modulated)
Ethernet (100Mbit/s) + IRIG-B (de-modulated)
IRIG-B (de-modulated)

1
2
3
4
6
7
8
A
B
C

Product specific
Size 8 (40TE) case, 8 optos + 8 relays
Size 8 (40TE) case, 8 optos + 8 relays + RTD
Size 8 (40TE) case, 8 optos + 8 relays + CLIO
Size 8 (40TE) case, 12 optos + 12 relays

A
B
C
D

Protocol options
K-Bus/Courier
Modbus
IEC60870-5-103
DNP3.0
IEC61850-8-1

1
2
3
4
6

Mounting



Panel mounting M
Language
Multilingual English, French, German, Spanish
English, French, German, Russian
Chinese, English or French via HMI, with English or French only via Communications
port

0
5
C

Software version
Unless specified the latest version will be delivered * *
Settings file
Default 0
Hardware suffix
Phase 2 CPU J

Note design suffix
J = Phase 2 CPU and front panel with 2 hotkeys and dual characteristic optos
Note Mounting
For rack mounting assembled single rack frames and blanking plates are available

Introduction P64x/EN IT/A42

MiCOM P642, P643, P645

(IT) 1-11

IT
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
MiCOM P643 Transformer Protection P643 0
Auxiliary voltage rating
24 48 V dc only
48 110 V dc (40 100 V ac)
110 250 V dc (100 240 V ac)

1
2
3

In/Vn rating
HV-LV In=1A/5A, Vn=(100/120 V)(12CT/1VT)
HV-LV In=1A/5A, Vn=(100/120 V)(12CT/4VT)

1
2

Hardware options
Nothing
IRIG-B only (modulated)
Fiber optic converter only
IRIG-B (modulated)& fiber optic converter
Ethernet with 100Mbit/s fiber-optic port
Second Rear Comms Port (Courier EIA232/EIA485/k-bus)
Second Rear Comms Port + IRIG-B (Courier EIA232/EIA485/k-bus)
Ethernet (100Mbit/s) + IRIG-B (modulated)
Ethernet (100Mbit/s) + IRIG-B (de-modulated)
IRIG-B (de-modulated)

1
2
3
4
6
7
8
A
B
C

Product specific
Size 12 (60TE) case, 16 optos + 16 relays
Size 12 (60TE) case, 16 optos + 16 relays + RTD
Size 12 (60TE) case, 16 optos + 16 relays + CLIO
Size 12 (60TE) case, 24 optos + 16 relays
Size 12 (60TE) case, 16 optos + 24 relays

A
B
C
D
E

Protocol options
K-Bus/Courier
Modbus
IEC60870-5-103
DNP3.0
IEC61850-8-1

1
2
3
4
6

Mounting



Panel mounting M
Language
Multilingual English, French, German, Spanish
English, French, German, Russian
Chinese, English or French via HMI, with English or French only via Communications
port

0
5
C

Software version
Unless specified the latest version will be delivered * *
Settings file
Default 0
Hardware suffix
Extended Phase 2 CPU K

Note design suffix
K = Extended phase 2 CPU (phase 2 CPU and front panel with 10 function keys and tri-color LEDs and dual characteristic
optos)
Note mounting
For rack mounting in the 60TE case size assembled single rack frames and blanking plates are available

P64x/EN IT/A42 Introduction

(IT) 1-12

MiCOM P642, P643, P645

IT

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
MiCOM P645 Transformer Protection P645 0
Auxiliary voltage rating
24 48 V dc only
48 110 V dc (40 100 V ac)
110 250 V dc (100 240 V ac)

1
2
3

In/Vn rating
HV-LV In=1A/5A, Vn=(100/120 V)(18CT/1VT)
HV-LV In=1A/5A, Vn=(100/120 V)(18CT/4VT)

1
2

Hardware options
Nothing
IRIG-B only (modulated)
Fiber optic converter only
IRIG-B (modulated)& fiber optic converter
Ethernet with 100Mbit/s fiber-optic port
Second Rear Comms Port (Courier EIA232/EIA485/k-bus)
Second Rear Comms Port + IRIG-B (Courier EIA232/EIA485/k-bus)
Ethernet (100Mbit/s) + IRIG-B (modulated)
Ethernet (100Mbit/s) + IRIG-B (de-modulated)
IRIG-B (de-modulated)

1
2
3
4
6
7
8
A
B
C

Product specific
Size 12 (60TE) case, 16 optos + 16 relays
Size 12 (60TE) case, 16 optos + 16 relays + RTD
Size 12 (60TE) case, 16 optos + 16 relays + CLIO
Size 12 (60TE) case, 24 optos + 16 relays
Size 12 (60TE) case, 16 optos + 24 relays
Size 16 (80TE) case, 24 optos + 24 relays
Size 16 (80TE) case, 24 optos + 24 relays + RTD
Size 16 (80TE) case, 24 optos + 24 relays + CLIO
Size 16 (80TE) case, 24 optos + 24 relays + RTD + CLIO

A
B
C
D
E
F
G
H
J

Protocol options
K-Bus/Courier
Modbus
IEC60870-5-103
DNP3.0
IEC61850-8-1

1
2
3
4
6

Mounting



Panel mounting
Rack mounting

M
N

Language
Multilingual English, French, German, Spanish
English, French, German, Russian
Chinese, English or French via HMI, with English or French only via Communications
port

0
5
C

Software version
Unless specified the latest version will be delivered * *
Settings file
Default 0
Hardware suffix
Extended Phase 2 CPU K

* Note design suffix
K = Extended phase 2 CPU (phase 2 CPU and front panel with 10 function keys and tri-color LEDs and dual characteristic
optos)
Introduction P64x/EN IT/A42

MiCOM P642, P643, P645

(IT) 1-13

IT
3.2.2 Information required with order - Software versions 02B
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
MiCOM P642 Transformer Protection P642
Auxiliary voltage rating
24 48 V dc only
48 110 V dc (40 100 V ac)
110 250 V dc (100 240 V ac)

1
2
3

In/Vn rating
HV-LV In=1A/5A, Vn=(100/120 V)(8CT/1VT) 1
Hardware options
Nothing
IRIG-B only (modulated)
Fiber optic converter only
IRIG-B (modulated)& fiber optic converter
Ethernet with 100Mbit/s fiber-optic port
Second Rear Comms Port (Courier EIA232/EIA485/k-bus)
Second Rear Comms Port + IRIG-B (Courier EIA232/EIA485/k-bus)
Ethernet (100Mbit/s) + IRIG-B (modulated)
Ethernet (100Mbit/s) + IRIG-B (de-modulated)
IRIG-B (de-modulated)

1
2
3
4
6
7
8
A
B
C

Product specific
Size 8 (40TE) case, 8 optos + 8 relays
Size 8 (40TE) case, 8 optos + 8 relays + RTD
Size 8 (40TE) case, 8 optos + 8 relays + CLIO
Size 8 (40TE) case, 12 optos + 12 relays
Size 8 (40TE) Case, 8 Optos + 12 Relays (including 4 High Break)

A
B
C
D
E

Protocol options
K-Bus/Courier
Modbus
IEC60870-5-103
DNP3.0
IEC61850-8-1

1
2
3
4
6

Mounting



Panel mounting M
Language
Multilingual English, French, German, Spanish
English, French, German, Russian
Chinese, English or French via HMI, with English or French only via
Communications port

0
5
C

Software version
Unless specified the latest version will be delivered * *
Settings file
Default 0
Hardware suffix
Phase 2 CPU J

Note design suffix
J = Phase 2 CPU and front panel with 2 hotkeys and dual characteristic optos
Note Mounting
For rack mounting assembled single rack frames and blanking plates are available
P64x/EN IT/A42 Introduction

(IT) 1-14

MiCOM P642, P643, P645

IT
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
MiCOM P643 Transformer Protection P643 0
Auxiliary voltage rating
24 48 V dc only
48 110 V dc (40 100 V ac)
110 250 V dc (100 240 V ac)

1
2
3

In/Vn rating
HV-LV In=1A/5A, Vn=(100/120 V)(12CT/1VT)
HV-LV In=1A/5A, Vn=(100/120 V)(12CT/4VT)

1
2

Hardware options
Nothing
IRIG-B only (modulated)
Fiber optic converter only
IRIG-B (modulated)& fiber optic converter
Ethernet with 100Mbit/s fiber-optic port
Second Rear Comms Port (Courier EIA232/EIA485/k-bus)
Second Rear Comms Port + IRIG-B (Courier EIA232/EIA485/k-bus)
Ethernet (100Mbit/s) + IRIG-B (modulated)
Ethernet (100Mbit/s) + IRIG-B (de-modulated)
IRIG-B (de-modulated)

1
2
3
4
6
7
8
A
B
C

Product specific
Size 12 (60TE) case, 16 optos + 16 relays
Size 12 (60TE) case, 16 optos + 16 relays + RTD
Size 12 (60TE) case, 16 optos + 16 relays + CLIO
Size 12 (60TE) case, 24 optos + 16 relays
Size 12 (60TE) case, 16 optos + 24 relays
Size 12 (60TE) case, 16 optos + 20 relays (including 4 High Break)

A
B
C
D
E
F

Protocol options
K-Bus/Courier
Modbus
IEC60870-5-103
DNP3.0
IEC61850-8-1

1
2
3
4
6

Mounting



Panel mounting M
Language
Multilingual English, French, German, Spanish
English, French, German, Russian
Chinese, English or French via HMI, with English or French only via
Communications port

0
5
C

Software version
Unless specified the latest version will be delivered * *
Settings file
Default 0
Hardware suffix
Extended Phase 2 CPU K

Note design suffix
K = Extended phase 2 CPU (phase 2 CPU and front panel with 10 function keys and tri-color LEDs and dual characteristic
optos)
Note Mounting
For rack mounting in the 60TE case size assembled single rack frames and blanking plates are available

Introduction P64x/EN IT/A42

MiCOM P642, P643, P645

(IT) 1-15

IT
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
MiCOM P645 Transformer Protection P645 0
Auxiliary voltage rating
24 48 V dc only
48 110 V dc (40 100 V ac)
110 250 V dc (100 240 V ac)

1
2
3

In/Vn rating
HV-LV In=1A/5A, Vn=(100/120 V)(18CT/1VT)
HV-LV In=1A/5A, Vn=(100/120 V)(18CT/4VT)

1
2

Hardware options
Nothing
IRIG-B only (modulated)
Fiber optic converter only
IRIG-B (modulated)& fiber optic converter
Ethernet with 100Mbit/s fiber-optic port
Second Rear Comms Port (Courier EIA232/EIA485/k-bus)
Second Rear Comms Port + IRIG-B (Courier EIA232/EIA485/k-bus)
Ethernet (100Mbit/s) + IRIG-B (modulated)
Ethernet (100Mbit/s) + IRIG-B (de-modulated)
IRIG-B (de-modulated)

1
2
3
4
6
7
8
A
B
C

Product specific
Size 12 (60TE) case, 16 optos + 16 relays
Size 12 (60TE) case, 16 optos + 16 relays + RTD
Size 12 (60TE) case, 16 optos + 16 relays + CLIO
Size 12 (60TE) case, 24 optos + 16 relays
Size 12 (60TE) case, 16 optos + 24 relays
Size 16 (80TE) case, 24 optos + 24 relays
Size 16 (80TE) case, 24 optos + 24 relays + RTD
Size 16 (80TE) case, 24 optos + 24 relays + CLIO
Size 16 (80TE) case, 24 optos + 24 relays + RTD + CLIO
Size 12 (60TE) case, 16 optos + 20 relays (including 4 high break)
Size 16 (80TE) case, 24 optos + 20 relays (including 4 high break)
Size 16 (80TE) case, 24 optos + 20 relays (including 4 high break) + RTD
Size 16 (80TE) case, 24 optos + 20 relays (including 4 high break) + CLIO (mA I/O)
Size 16 (80TE) case, 24 optos + 20 relays (including 4 high break) + RTD + CLIO (mA I/O)
Size 16 (80TE) case, 16 optos + 24 relays (including 8 high break)
Size 16 (80TE) case, 16 optos + 24 relays (including 8 high break) + RTD
Size 16 (80TE) case, 16 optos + 24 relays (including 8 high break) + CLIO (mA I/O)
Size 16 (80TE) case, 16 optos + 24 relays (including 8 high break) + RTD + CLIO (mA I/O)
A
B
C
D
E
F
G
H
J
K
L
M
N
P
Q
R
S
T

Protocol options
K-Bus/Courier
Modbus
IEC60870-5-103
DNP3.0
IEC61850-8-1

1
2
3
4
6

Mounting



Panel mounting
Rack mounting

M
N

Language
Multilingual English, French, German, Spanish
English, French, German, Russian
Chinese, English or French via HMI, with English or French only via Communications port

0
5
C

Software version
Unless specified the latest version will be delivered * *
Settings file
Default 0
Hardware suffix
Extended Phase 2 CPU K

* Note design suffix
K = Extended phase 2 CPU (phase 2 CPU and front panel with 10 function keys and tri-color LEDs and dual characteristic optos)
P64x/EN IT/A42 Introduction

(IT) 1-16

MiCOM P642, P643, P645

IT



Technical Data P64x/EN TD/A42

MiCOM P642, P643, P645


TD
TECHNICAL DATA










Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 5)
10P643xx (xx = 01 to 6)
10P645xx (xx = 01 to 9)
P64x/EN TD/A42 Technical Data



MiCOM P642, P643, P645

TD


Technical Data P64x/EN TD/A42

MiCOM P642, P643, P645

(TD) 2-1


TD
Technical data
Mechanical specifications
Design
Modular MiCOM Px40 platform relay, P642 in
40TE case, P643 in 60TE and P645 in 60TE or
80TE case.
Mounting is front of panel flush mounting, or
19 rack mounted (ordering options).
Enclosure protection
Per IEC 60529: 1992:
IP 52 Protection (front panel) against dust and
dripping water.
IP 50 Protection for the rear and sides of the
case against dust.
IP 10 Product safety protection for the rear due
to live connections on the terminal block.

Weight
P642 (40TE): 7.9kg
P643 (60TE): 11.5kg
P645 (60TE): 11.5kg
P645 (80TE): 15.5kg
Terminals
AC current and voltage measuring inputs
Located on heavy duty (black) terminal block:
Threaded M4 terminals, for ring terminal
connection.
CT inputs have integral safety shorting, upon
removal of the terminal block.
General input/output terminals
For power supply, opto inputs, output contacts
and RP1 rear communications.
Located on general purpose (grey) blocks:
Threaded M4 terminals, for ring terminal
connection.
Case protective earth connection
Two rear stud connections, threaded M4.
Must be earthed (grounded) for safety,
minimum earth wire size 2.5mm
2
.
Front port serial PC interface
EIA(RS)-232 DCE, 9 pin D-type female
connector Socket SK1.
Courier protocol for interface to MiCOM S1
Studio software.
Isolation to ELV (extra low voltage) level.
Maximum cable length 15m.



Front download/monitor port
EIA(RS)-232, 25 pin D-type female connector
Socket SK2.
For firmware and menu text downloads.
Isolation to ELV level.
Rear communications port (RP1)
EIA(RS)-485 signal levels, two wire
connections located on general purpose block,
M4 screw.
For screened twisted pair cable, multidrop,
1000 m max.
For Courier (K-Bus), IEC-60870-5-103,
MODBUS or DNP3.0 protocol (ordering
options).
Isolation to SELV (Safety Extra Low Voltage)
level.
Optional rear fiber connection for
SCADA/DCS
BFOC 2.5 -(ST)-interface for glass fiber, as
for IEC 874-10.
850nm short-haul fibers, one Tx and one Rx.
For Courier, IEC-60870-5-103, MODBUS or
DNP3.0 (Ordering options).
Optional second rear communications port
(RP2)
EIA(RS)-232, 9 pin D-type female connector,
socket SK4.
Courier protocol: K-Bus, EIA(RS)-232, or
EIA(RS)485 connection.
Isolation to SELV level.
Maximum cable length 15 m.
Optional rear IRIG-B interface (modulated
or unmodulated)
BNC plug
Isolation to SELV level.
50 ohm coaxial cable.
Optional rear Ethernet connection for
IEC 61850 or DNP3.0
10BaseT/100BaseTX communications
Interface in accordance with IEEE802.3 and
IEC 61850
Isolation: 1.5 kV
Connector type: RJ45
Cable type: Screened Twisted Pair (STP)
Max. cable length: 100 m
100Base FX interface
Interface in accordance with IEEE802.3 and
IEC 61850
Wavelength: 1300 nm
Fiber: multi-mode 50/125 m or 62.5/125 m
Connector type: BFOC 2.5 -(ST)



P64x/EN TD/A42 Technical Data

(TD) 2-2

MiCOM P642, P643, P645


TD
Ratings
AC measuring inputs
Nominal frequency: 50 and 60 Hz (settable)
Operating range: 45 to 66 Hz
Phase rotation ABC or ACB
AC current
Nominal current (In): 1 and 5 A dual rated.
Nominal burden
Phase <0.2 VA at In
Earth <0.2 VA at In
Thermal withstand:
continuous 4 In
for 10 s: 30 In
for 1 s; 100 In
Standard: linear to 16 In (non-offset AC
current).
AC voltage
Nominal voltage (Vn): 100 to 120 V
Nominal burden per phase: < 0.06 VA at
110 V
Thermal withstand:
continuous 2 Vn
for 10s: 2.6 Vn
Linear to 200V (100V/120V).
Power supply
Auxiliary voltage (Vx)
Three ordering options:
(i) Vx: 24 to 48 Vdc
(ii) Vx: 48 to 110 Vdc, and 40 to 100Vac (rms)
(iii) Vx: 110 to 250 Vdc, and 100 to
240Vac (rms)
Operating range
(i) 19 to 65V (dc only for this variant)
(ii) 37 to 150V (dc), 32 to 110 V (ac)
(iii) 87 to 300V (dc), 80 to 265 V (ac).
With a tolerable ac ripple of up to 12% for a dc
supply, as for IEC 60255-11: 1979.
Nominal burden
Quiescent burden: 11W or 24 VA. (Extra
1.25 W when fitted with second rear
communications board).
Additions for energized binary inputs/outputs:
For each opto input:
0.09 W (24 to 54 V)
0.12 W (110/125 V)
0.19 W (220/250 V)
For each energized output relay: 0.13W

Power-up time
Time to power up < 11 s.


Power supply interruption
As for IEC 60255-11: 1979:
The relay withstands a 20 ms interruption
in the DC auxiliary supply, without
de-energizing.
As for IEC 61000-4-11: 2004:
The relay withstands a 20 ms interruption
in an AC auxiliary supply, without
de-energizing.
A MiCOM E124 extends these limits. It is an
auxiliary device used to provide energy to the
trip coil of a circuit breaker.

Battery backup
Front panel mounted
Type AA, 3.6 V Lithium Thionyl Chloride
(SAFT advanced battery reference
LS14250)
Battery life (assuming relay energized for 90%
time) >10 years
Field voltage output
Regulated 48 Vdc
Current limited at 112 mA maximum output
Operating range 40 to 60 V
Digital (opto) inputs
Universal opto inputs with programmable
voltage thresholds (24/27, 30/34, 48/54,
110/125, 220/250 V). May be energized from
the 48 V field voltage, or the external battery
supply.
Rated nominal voltage: 24 to 250 Vdc
Operating range: 19 to 265 Vdc
Withstand: 300 Vdc, 300 Vrms.
Peak current of opto input when energized is
3.5 mA (0-300 V)
Nominal pick-up and reset thresholds:
Pick-up approx 70% of battery nominal set
Reset approx 66% of battery nominal set
Nominal battery 24/27: 60 - 80% DO/PU
(logic 0) <16.2 (logic 1) >19.2
Nominal battery 24/27: 50 - 70% DO/PU
(logic 0) <12.0 (logic 1) >16.8
Nominal battery 30/34: 60 - 80% DO/PU
(logic 0) <20.4 (logic 1) >24.0
Nominal battery 30/34: 50 - 70% DO/PU
(logic 0) <15.0 (logic 1) >21.0
Nominal battery 48/54: 60 - 80% DO/PU
(logic 0) <32.4 (logic 1) >38.4
Nominal battery 48/54: 50 - 70% DO/PU
(logic 0) <24.0 (logic 1) >33.6
Nominal battery 110/125: 60 - 80% DO/PU
(logic 0) <75.0 (logic 1) >88.0
Nominal battery 110/125: 50 - 70% DO/PU
(logic 0) <55.0 (logic 1) >77.0
Nominal battery 220/250: 60 - 80% DO/PU
(logic 0) <150.0 (logic 1) >176.0
Nominal battery 220/250: 50 - 70% DO/PU
(logic 0) <110 (logic 1) >154



Technical Data P64x/EN TD/A42

MiCOM P642, P643, P645

(TD) 2-3


TD
Recognition time:
7 ms
<2 ms with long filter removed,
<12 ms with half cycle ac immunity filter on
Output contacts
Standard contacts
General purpose relay outputs for signaling,
tripping and alarming:
Rated voltage: 300 V
Continuous current: 10 A
Short-duration current: 30 A for 3 s
Making capacity: 250 A for 30 ms
Breaking capacity:
DC: 50 W resistive
DC: 62.5 W inductive (L/R = 50 ms)
AC: 2500 VA resistive (cos = unity)
AC: 2500 VA inductive (cos = 0.7)
AC: 1250 VA inductive (cos = 0.5)
Subject to maxima of 10 A and 300 V
Response to command: < 5 ms
Durability:
Loaded contact: 10 000 operations
minimum,
Unloaded contact: 100 000 operations
minimum.
High break contacts
Relay outputs for tripping:
Rated voltage: 300 V
Continuous current: 10 A dc
Short-duration current: 30 A dc for 3 s
Making capacity: 250 A dc for 30 ms
Breaking capacity:
DC: 7500 W resistive
DC: 2500 W inductive (L/R = 50 ms)
Subject to maxima of 10 A and 300 V
Response to command: < 0.2 ms
Durability:
Loaded contact: 10 000 operations
minimum,
Unloaded contact: 100 000 operations
minimum.
Watchdog contacts
Non-programmable contacts for relay healthy
or relay fail indication:
Breaking capacity:
DC: 30 W resistive
DC: 15 W inductive (L/R = 40 ms)
AC: 375 VA inductive (cos = 0.7)
IRIG-B 12X Interface (modulated)
External clock synchronization to IRIG
standard 200-98, format B12x
Input impedance 6 k at 1000 Hz
Modulation ratio: 3:1 to 6:1
Input signal, peak-peak: 200 mV to 20 V
IRIG-B 00X interface (un-modulated)
External clock synchronization to IRIG
standard 200-98, format B00X.
Input signal TTL level
Input impedance at dc 10 k
Environmental conditions
Ambient temperature range
As for EN 60088-2-1: 2007:
EN 60168-2-2: 2007
Operating temperature range:
-25C to +55C (or -13F to +131F)
Storage and transit:
-25C to +70C (or -13F to +158F)
Ambient humidity range
As for EN 60078-2-78: 2002:
56 days at 93% relative humidity and +40 C
As for IEC 60068-2-14: 2000
5 cycles, -25C to +55 C
1C / min rate of change
Corrosive environments
Industrial corrosive environment or poor
environmental control, mixed gas flow test.
As for IEC 60068-2-60: 1995, Part 2, Test Ke,
Method (class) 3 21 days at 75% relative
humidity and +30C exposure to elevated
concentrations of H2S, NO2, Cl2 and SO2
Type tests
Insulation
As for IEC 60255-27: 2005
(incorporating corrigendum March 2007):
Insulation resistance > 100 M at 500 Vdc
(Using only electronic/brushless insulation
tester).
Creepage distances and clearances
IEC 60255-27: 2005
(incorporating corrigendum March 2007)
Pollution degree 3,
Overvoltage category III,
Impulse test voltage 5 kV.
High voltage (dielectric) withstand
(EIA RS-232 ports excepted and normally-
open contacts of output relays excepted).
(i) As for IEC 60255-27: 2005 (incorporating
corrigendum March 2007), 2 kV rms AC,
1 minute:
Between terminals of all independent circuits.
Between all case terminals connected
together, and the case earth (ground).
1 kV rms AC for 1 minute, across open
watchdog contacts.
1 kV rms AC for 1 minute, across open
contacts of changeover output relays.
1 kV rms AC for 1 minute for all D-type
EIA(RS)-232 or EIA(RS)-485 ports
between the communications port
terminals and protective (earth) conductor
terminal.
P64x/EN TD/A42 Technical Data

(TD) 2-4

MiCOM P642, P643, P645


TD
(ii) As for ANSI/IEEE C37.90-1989 (reaffirmed
1994):
1.5 kV rms AC for 1 minute, across open
contacts of normally open output relays.
1k V rms AC for 1 minute, across open
watchdog contacts.
1k V rms AC for 1 minute, across open
contacts of changeover output relays.
Impulse voltage withstand test
As for IEC 60255-27: 2005
(incorporating corrigendum March 2007):
Front time: 1.2 s, Time to half-value: 50 s,
Peak value: 5 kV, 0.5 J
Between all independent circuits.
Between all independent circuits and case
earth ground).
EIA(RS)-232 & EIA(RS)-485 ports and
normally
open contacts of output relays excepted.
Electromagnetic compatibility (EMC)
1 MHz burst high frequency disturbance
test
As for EN 60255-22-1: 2008, Class III,
Common-mode test voltage: 2.5 kV,
Differential test voltage: 1.0 kV,
Test duration: 2 s, Source impedance: 200
(EIA(RS)-232 ports excepted).
100 kHz damped oscillatory test
EN 61000-4-18: 2007: Levels
Common mode test voltage: 2.5 kV
Differential mode test voltage: 1 kV

Immunity to electrostatic discharge
As for IEC 60255-22-2: 1997, Class 4,
15 kV discharge in air to user interface,
display, communication ports and exposed
metalwork.
8 kV point contact discharge in air to all
communications ports.
6 kV point contact discharge to any part of the
front of the product.
Electrical fast transient or burst
requirements
As for IEC 60255-22-4: 2002 and
EN61000-4-4:2004. Test severity Class III and
IV:
Amplitude: 2 kV, burst frequency 5 kHz
(Class III),
Amplitude: 4 kV, burst frequency 2.5 kHz
(Class IV).
Applied directly to auxiliary supply, and
applied to all other inputs. (EIA(RS)-232
ports excepted).
Amplitude: 4 kV, burst frequency 5 kHz
(Class IV) applied directly to auxiliary.

Surge withstand capability
As for IEEE/ANSI C37.90.1: 2002:
4 kV fast transient and 2.5 kV oscillatory
applied directly across each output contact,
optically isolated input, and power supply
circuit.
Surge immunity test
(EIA(RS)-232 ports excepted).
As for IEC 61000-4-5: 2006 Level 4,
Time to half-value: 1.2 to 50 s,
Amplitude: 4 kV between all groups and case
earth (ground),
Amplitude: 2 kV between terminals of each
group.

Conducted/radiated immunity
For RTDs used for tripping applications the
conducted and radiated immunity performance
is guaranteed only when using totally shielded
RTD cables (twisted leads).
Immunity to radiated electromagnetic
energy
As for IEC 60255-22-3: 2001, Class III:
Test field strength, frequency band 80 to
1000 MHz:
10 V/m,
Test using AM: 1 kHz / 80%,
Spot tests at 80, 160, 450, 900 MHz
As for IEEE/ANSI C37.90.2: 2004:
25, 80 MHz to 1000 MHz, zero and 100%
square wave modulated, 1 kHz 80% am and
am pulse modulated.
Field strength 35 V/m.
Radiated immunity from digital
communications
As for EN61000-4-3: 2002, Level 4:
Test field strength, frequency band 800 to 960
MHz, and 1.4 to 2.0 GHz:
30 V/m,
Test using AM: 1 kHz/80%.
Radiated immunity from digital radio
telephones
As for EN 61000-4-3: 2002:
10 V/m, 900 MHz and 1.89 GHz.
Immunity to conducted disturbances
induced by radio frequency fields
As for EN 61000-4-6: 1996, Level 3,
Disturbing test voltage: 10 V.
Power frequency magnetic field immunity
As for EN 61000-4-8: 2001, Level 5,
100 A/m applied continuously,
1000 A/m applied for 3 s.
As for EN 61000-4-9: 2001, Level 5,
1000 A/m applied in all planes.
As for EN 61000-4-10: 2001, Level 5,
100 A/m applied in all planes at
100 kHz to 1 MHz with a burst duration of 2 s.

Technical Data P64x/EN TD/A42

MiCOM P642, P643, P645

(TD) 2-5


TD
Conducted emissions
As for EN 55022: 1998 Class A:
0.15 - 0.5 MHz, 79 dBV (quasi peak)
66 dBV (average)
0.5 - 30 MHz, 73 dBV (quasi peak)
60 dBV (average).
Radiated emissions
As for EN 55022: 1998 Class A:
30 to 230 MHz, 40 dBV/m at 10 m
measurement distance
230 to 1 GHz, 47 dBV/m at 10 m
measurement distance.
EU directives
EMC compliance
As for 2004/108/EC:
Compliance to the European Commission
Directive on EMC is demonstrated using a
Technical File. Product Specific Standards
were used to establish conformity:
EN 50263: 2000
Product safety
As for 2006/95/EC:
Compliance to the European Commission
Low Voltage Directive. Compliance is
demonstrated by reference to generic safety
standards:
EN60255-27: 2005 (incorporating
corrigendum March 2007)


R&TTE compliance
Radio and Telecommunications Terminal
Equipment (R & TTE) directive 99/5/EC.
Compliance demonstrated by compliance to
both the EMC directive and the Low voltage
directive, down to zero volts.
Applicable to rear communications ports.

Compliance demonstrated by Notified Body
certificates of compliance.
II (2) G





Mechanical robustness
Vibration test
As for IEC 60255-21-1: 1996:
Response Class 2
Endurance Class 2
Shock and bump
As for IEC 60255-21-2: 1996:
Shock response Class 2
Shock withstand Class 1
Bump Class 1
Seismic test
As for IEC 60255-21-3: 1995:
Class 2




P64x/EN TD/A42 Technical Data

(TD) 2-6

MiCOM P642, P643, P645


TD
Protection functions
Transformer differential protection
Accuracy
Pick-up: formula 5%
Drop-off: 95% of formula 5%
Pick-up and drop-off repeatability: <1%
Operating time: <33 ms for currents
applied at 3x pickup level or greater
DT operating time: 5% or 33 ms whichever is
greater for currents applied at 3x pickup level
or greater
Operating time repeatability: < 1 ms
Disengagement time: <15 ms
Circuitry fault alarm
Accuracy
Pick-up: formula 5%
Drop-off: 0.95 of formula 5%
Pick-up and drop-off repeatability: <4%
Instantaneous operating time: <26 ms at 2.5x
pick-up value
Disengagement time: <26 ms
Operating time repeatability: <8 ms
Timer 2% or 50 ms, whichever is greater
ID>1 Alarm Timer: 2% or 50 ms whichever is
greater
Restricted earth fault
Accuracy
Pick-up: formula 5%
Drop-off: 0.90 formula 5%
Low impedance operating time: <45 ms for
currents applied at 2x pickup level or greater
DT operation: 2% or 45 ms whichever is
greater for currents applied at 2x pickup level
or greater
Operating time repeatability: <5 ms
Disengagement time: <30 ms

Through fault monitoring
Accuracy
TF I> pick-up: setting 5% or 50 mA whichever
is greater
TF I> drop-off: 0.95 of setting 5% or 50 mA
whichever is greater
TF I
2
t> pick-up: setting 2% or 5A
2
s whichever
is greater


System back-up
Transient overreach and overshoot
Accuracy
Additional tolerance X/R ratios: 5% over X/R
1 to 120
Overshoot: <40 ms
Disengagement time <30 ms

Inverse time characteristic
Accuracy
DT pick-up: Setting 5% or 20 mA whichever
is greater
Minimum IDMT trip level: 1.05 x Setting 5%
Drop-off: 0.95 x Setting 5% or 20 mA
whichever is greater
Pick-up and drop-off repeatability: <1%
IDMT shape: 5% or 40 ms, whichever is
greater
IEEE reset: 5% or 50 ms, whichever is
greater
DT operation: 2% or 50 ms, whichever is
greater
DT reset: 5%
Timer repeatability: <6 ms
Directional boundary (RCA 90%):
2% hysteresis 3
Directional boundary repeatability: <1%
Directional voltage pick up: 5% or 50 mV,
whichever is greater
Directional voltage drop off: 95% x setting 5%
or 50 mV, whichever is greater
Directional voltage repeatability: <3%
Characteristic: UK curves: IEC 60255-3 1998
US curves: IEEEC37.112 1996
4-stage negative phase sequence
overcurrent
Accuracy
I2>Pick-up: Setting 5% or 20 mA, whichever
is greater
I2> Drop-off: 0.95 x Setting 5% or 20 mA,
whichever is greater
Vpol Pick-up: Setting 5% or 50 mV whichever
is greater
Vpol Drop-off: 0.95 x Setting 5% or 50 mV,
whichever is greater
Pick-up and drop-off repeatability: <1%
Operating boundary pick-up: 2 of RCA 90
Operating boundary hysteresis: < 2
Operating boundary repeatability: <2%
DT operation: 2% or 60 ms, whichever is
greater
Instantaneous operating time: <60 ms
Disengagement time: <35 ms
Operating times Repeatability: <5 ms
Technical Data P64x/EN TD/A42

MiCOM P642, P643, P645

(TD) 2-7


TD
Directional boundary (RCA 90%):
2% hysteresis 2
Characteristic:
UK curves: IEC 60255-3 1998
US curves: IEEEC37.1121996
Thermal overload
Accuracy
Hot Spot> Pick-up: Expected pick-up time 5%
(expected pick-up time is the time required to
reach the setting)
Hot Spot> DT: 5%or 50 ms whichever is
greater
Top Oil> Pick-up: Expected Pick-up Time 5%
(expected pick-up time is the time required to
reach the setting)
Top Oil> DT: 5%or 50 ms whichever is
greater
Repeatability: <2.5%
4-stage non-directional earth fault
Accuracy
Pick-up: Setting 5% or 20mA whichever is
greater
Measured drop-off: 95% of setting 5% or
20mA whichever is greater
Derived drop-off: 90% of setting 5% or 20mA
whichever is greater
Pick-up and drop-off repeatability: <2%
Minimum IDMT trip level: 1.05 x Setting 5%
IDMT shape: 5% or 40 ms whichever is
greater *
IEEE reset: 5% or 40 ms whichever is greater
DT operation: 2% or 50 ms whichever is
greater
DT reset: 5%
Timer repeatability: <6 ms
* Reference conditions TMS = 1, TD = 1 and
IN> setting of 1 A operating range 2-16 In
2-stage neutral displacement or
residual overvoltage
Accuracy
Pick-up VN> 5% or 50 mV whichever is
greater
Drop-off: 0.95 x Setting 5%
Pick-up and Drop-off Repeatability: <1%
IDMT shape: 2% or 55 ms whichever is
greater
DT operation: 2% or 70 ms whichever is
greater
Reset: <50 ms
Timer repeatability: <10 ms
Disengagement time <35 ms

Volts/Hz
Accuracy
Pick-up: V/Hz> 5%
Drop-off: 98% of V/Hz> 5%
Repeatability (operating threshold): <1%
IDMT operating time: 5% or 50 ms whichever
is greater
Definite time: 2% or 50 ms whichever is
greater
Instantaneous Operation: <50 ms
Disengagement time: <50 ms
Repeatability (operating times): <10 ms
V/Hz measurement: 1%
Reset time: 2% or 50 ms whichever is
greater

2-stage undervoltage
Accuracy
Pick-up for DT and IDMT: Setting 5%
Drop-off: 1.02 x Setting 5%
IDMT shape: 2% or 50 ms whichever is
greater
DT operation: 2% or 50 ms whichever is
greater
Reset: <50 ms
Repeatability: <1%
2-stage overvoltage
Accuracy
DT Pick-up: Setting 5%
IDMT Pick-up: Setting 5%
Drop-off: 0.98 x Setting 5%
IDMT characteristic shape: 2% or 50 ms
whichever is greater
DT operation: 2% or 50 ms whichever is
greater
Reset: <50 ms
Repeatability: <1%
4-stage underfrequency
Accuracy
Pick-up: Setting 0.01 Hz
Drop-off: (Setting +0.025 Hz) 0.01 Hz
DT operation: 2% or 70 ms whichever is
greater.
Repeatability: <1%
The operation also includes a time for
the relay to frequency track (20 Hz/second)


P64x/EN TD/A42 Technical Data

(TD) 2-8

MiCOM P642, P643, P645


TD

2-stage overfrequency
Accuracy
Pick-up: Setting 0.01 Hz
Drop-off: (Setting -0.025 Hz) 0.01 Hz
Repeatability: <1%
DT operation: 2% or 70 ms whichever is
greater.
The operation also includes a time for
the relay to frequency track (20 Hz/second)
CB fail
Accuracy
I > Pick-up: Setting 5% or 20 mA whichever is
greater
I > Drop-off: 100% of setting 5% or 20 mA
whichever is greater
Timers: 2% or 50 ms whichever is greater
Reset time: <20 ms
Pole dead
I > Pick-up: Fixed Threshold (50 mA) 20 mA
I > Drop-off: Fixed Threshold (55 mA) 20 mA
V< Pick-up: Fixed Threshold (10 V) 5%
V< Drop-off: Fixed Threshold (30 V) 5%

Instantaneous operation: < 50 ms
Supervisory functions
Voltage transformer supervision
Accuracy
VTS I> Pick-up: Setting 5% or 50 mA
whichever is greater
VTS I> Drop-off: 90% of setting 5% or 50 mA
whichever is greater
VTS I2> Pick-up: Setting 5% or 50 mA
whichever is greater
VTS I2> Drop-off: 95% of setting 5% or 50 mA
whichever is greater
VTS V< Pick-up: Fixed Threshold (10 V) 5%
VTS V< Drop-off: Fixed Threshold (30 V) 5%
VTS V2> Pick-up: Fixed Threshold (10 V) 5%
VTS V2> Drop-off: Fixed Threshold
(9.5 V) 5%
Fast block operation: <25 ms
Fast block reset: <30 ms
Time delay: Setting 2% or 50 ms whichever is
greater
Differential CTS
Accuracy
CTS I1 Pick-up ratio: Setting 5% or 20 mA
whichever is greater
CTS I2/I1>1 Pick-up ratio: 95% of setting 5%
or 20 mA whichever is greater
CTS I2/I1>2 Pick-up ratio: 105% of setting
5% or 20 mA whichever is greater
CTS I1 Drop-off ratio: 95% of setting 5% or
20 mA whichever is greater
CTS I2/I1>1 Drop-off ratio: setting 5% or
20 mA whichever is greater
CTS I2/I1>2 Drop-off ratio: setting 5% or
20 mA whichever is greater
Pick-up and drop-off repeatability: <3%
Time delay operation: 2% or 50 ms whichever
is greater
CTS terminal block operation: <25 ms
CTS differential block operation < 30 ms
CTS reset < 25 ms
CTS Disengagement time <30 ms
Programmable scheme logic
Accuracy
Output conditioner timer: Setting 2% or 50 ms
whichever is greater
Dwell conditioner timer: Setting 2% or 50 ms
whichever is greater
Pulse conditioner timer: Setting 2% or 50 ms
whichever is greater

Measurements and recording
facilities
Measurements
Accuracy
Current: 0.05 to 3 In: 1% or 3 mA of reading
Voltage: 0.05 to 2 Vn: 1% of reading
Power (W): 0.2 to 2 Vn, 0.05 to 3 In: 5% of
reading at unity power factor
Reactive Power (VArs): 0.2 to 2 Vn, 0.05 to
3 In: 5% of reading at zero power factor
Apparent Power (VA): 0.2 to 2 Vn, 0.05 to 3 In:
5% of reading
Energy (Wh): 0.2 to 2 Vn, 0.2 to 3 In: 5% of
reading at zero power factor
Energy (Varh): 0.2 to 2 Vn, 0.2 to 3 In: 5% of
reading at zero power factor
Phase accuracy: 0 to 360: 5%
Frequency: 5 to 70 Hz: 0.025 Hz
IRIG-B and real-time clock
Performance
Year 2000: Compliant
Real time accuracy: < 1 second / day
External clock synchronisation: Conforms to
IRIG standard 200-98, format B

Technical Data P64x/EN TD/A42

MiCOM P642, P643, P645

(TD) 2-9


TD

Features
Real time 24 hour clock settable in hours,
minutes and seconds
Calendar settable from January 1994 to
December 2092
Clock and calendar maintained via battery
after loss of auxiliary supply
Internal clock synchronization using IRIG-B
Interface for IRIG-B signal is BNC
Current loop inputs and outputs
Accuracy
Current loop input accuracy: 1% of full scale
CLI drop-off threshold Under: setting 1% of
full scale
CLI drop-off threshold Over: setting 1% of full
scale
CLI sampling interval: 50 ms
CLI instantaneous operating time: < 200 ms for
20 Hz to 70 Hz; < 300 ms for 5 Hz to 20 Hz
CLI DT operating time: 2% setting or 150 ms
whichever is the greater for 20 Hz to 70 Hz;
2% setting or 200 ms whichever is the
greater for 5 Hz to 20 Hz
CLO conversion interval: 50 ms
CLO latency: < 1.07 s or <70 ms depending on
CLO output parameters internal refresh rate
- (1 s or 0.5 cycle)
Current loop output accuracy: 0.5% of full
scale
Repeatability: <5%
CLI - Current Loop Input
CLO - Current Loop Output
Other Specifications
CLI load resistance 0-1 mA: < 4 k
CLI load resistance 0-1 mA/0-20 mA /4-20 mA:
<300
Isolation between common input channels:
zero
Isolation between input channels and case
earth/other circuits: 2 kV rms for 1 minute
CLO compliance voltage 0-1 mA / 0 10 mA:
10 V
CLO compliance voltage 0-20 mA / 4-20 mA:
8.8 V
Current Loop output open circuit voltage: <
15 V
Disturbance records
Accuracy
Magnitude and relative phases: 5% of applied
quantities
Duration: 2%
Trigger Position: 2% (minimum 100 ms)
Record length: 50 records each 1.5 s duration
(75 s total memory) with 8 analog channels
and 32 digital channels (Courier, MODBUS,
DNP 3.0), 8 records each 3 s (50 Hz) or
2.5 s (60 Hz) duration (IEC60870-5-103).
Event, fault and maintenance
records
Maximum 512 events in a cyclic memory
Maximum 5 fault records
Maximum 10 maintenance records
Accuracy
Event time stamp resolution: 1 ms
IEC 61850 Ethernet data
100 Base FX Interface
Transmitter optical characteristics
(TA = 0C to 70C, VCC = 4.75 V to 5.25 V)

Parameter Sym Min. Typ. Max. Unit
Output Optical
Power BOL
62.5/125 m,
NA = 0.275 Fiber
EOL
PO
-19
-20
-16.8 -14
dBm
avg.
Output Optical
Power BOL
50/125 m,
NA = 0.20 Fiber
EOL
PO
-22.5
-23.5
-20.3 -14
dBm
avg.
Optical
Extinction Ratio

10
-10
%
dB
Output Optical
Power at Logic
0 State
PO
(0)
-45
dBm
avg.
BOL - Beginning of life
EOL - End of life
Receiver optical characteristics
(TA = 0C to 70C, VCC = 4.75 V to 5.25 V)

Parameter Sym Min. Typ. Max. Unit
Input Optical
Power
Minimum at
Window Edge
PIN
Min.
(W)
-33.5 31
dBm
avg.
Input Optical
Power
Minimum at
Eye Center
PIN
Min.
(C)
-34.5 -31.8
Bm
avg.
Input Optical
Power
Maximum
PIN
Max.
-14 -11.8
dBm
avg.
Note: The 10BaseFL connection will no
longer be supported as IEC 61850
does not specify this interface.

P64x/EN TD/A32 Technical Data

(TD) 2-10

MiCOM P642, P643, P645


TD
Settings, measurements and
records list
Settings list
Global settings (system data)
Language: English/French/German/Spanish/
Russian/Chinese
Frequency: 50/60 Hz
Date and time
IRIG-B Sync: Disabled/Enabled
Battery Alarm: Disabled/Enabled
LocalTime Enable: Disabled/Fixed/Flexible
LocalTime Offset: -720 min720 min
DST Enable: Disabled/Enabled
DST Offset: 30 min60 min
DST Start: First/Second/Third/Fourth/
Last
DST Start Day: Sun/Mon/Tues/Wed/
Thurs/Fri/Sat
DST Start Month: Jan/Feb/Mar/Apr/May/Jun/
Jul/Aug/Sept/Oct/Nov/Dec
DST Start Mins: 0 min1425 min
DST End: First/Second/Third/Fourth/
Last
DST End Day: Sun/Mon/Tues/Wed/
Thurs/Fri/Sat
DST End Month: Jan/Feb/Mar/Apr/May/Jun/
Jul/Aug/Sept/Oct/Nov/Dec
DST End Mins: 0 min1425 min
RP1 Time Zone: UTC/Local
RP2 Time Zone: UTC/Local
Tunnel Time Zone: UTC/Local
Configuration
Setting Group:
Select from Menu
Select from Opto
Active Settings: Group 1/2/3/4
Setting Group 1: Disabled/Enabled
Setting Group 2: Disabled/Enabled
Setting Group 3: Disabled/Enabled
Setting Group 4: Disabled/Enabled
System Config: Invisible/Visible
Diff Protection Disabled/Enabled
REF Protection Disabled/Enabled
Overcurrent Disabled/Enabled
NPS OverCurrent Disabled/Enabled
Thermal Overload Disabled/Enabled
Earth Fault Disabled/Enabled
V/Hz Disabled/Enabled
Through Fault Disabled/Enabled
Freq Protection Disabled/Enabled
RTD Inputs Disabled/Enabled

CB Fail Disabled/Enabled
Supervision: Disabled/Enabled
Input Labels: Invisible/Visible
Output Labels: Invisible/Visible
RTD Labels: Invisible/Visible
CT & VT Ratios: Invisible/Visible
Record Control Invisible/Visible
Disturb Recorder: Invisible/Visible
Measuret Setup: Invisible/Visible
Comms Settings: Invisible/Visible
Commission Tests: Invisible/Visible
Setting Values: Primary/Secondary
Control Inputs: Invisible/Visible
CLIO Inputs: Disabled/Enabled
CLIO Outputs: Disabled/Enabled
Ctrl I/P Config: Invisible/Visible
Ctrl I/P Labels: Invisible/Visible
Direct Access: Disabled/Enabled
Function Keys: Invisible/Visible
LCD Contrast: 031
CT and VT ratios
Vx VT Primary: 100...1 000 000 V
Vx VT Secondary: 80...140 V (100/120 V)
320560 V (380/480 V)
HV CT Polarity Standard/Inverted
HV CT Primary: 1 A30 kA
HV CT Sec'y: 1 A / 5 A
LV CT Polarity Standard/Inverted
LV CT Primary: 1 A30 KA
LV CT Secy: 1 A / 5 A
HV Iy CT Polarity Standard/Inverted
HV Iy CT Primary: 1 A30 kA
HV Iy CT Sec'y: 1 A / 5 A
HV Iy CT Loc none/star point/residual
LV Iy CT Polarity Standard/Inverted
LV Iy CT Primary: 1 A30 KA
LV Iy CT Secy: 1 A / 5 A
LV Iy CT Loc none/star point/residual
Sequence of event recorder (record
control)
Alarm Event: Disabled/Enabled
Relay O/P Event: Disabled/Enabled
Opto Input Event: Disabled/Enabled
General Event: Disabled/Enabled
Fault Rec Event: Disabled/Enabled
Maint Rec Event: Disabled/Enabled
Protection Event: Disabled/Enabled
DDB 31 - 0: (up to):
DDB 2047 - 2016:
Binary function link strings selects which
DDB signals are stored as events and
which are filtered out.




Technical Data P64x/EN TD/A32

MiCOM P642, P643, P645

(TD) 2-11


TD
Oscillography
(disturbance recorder)
Duration: 0.1010.50 s
Trigger Position: 0.0100.0%
Trigger Mode: Single/Extended
Analog Channel 1: (up to):
Analog Channel 15 (depending on model):
Disturbance channels selected from:
IA-1 / IB-1 / IC-1 / IN-1 / IA-2 / IB-2 / IC-2 /
IN-2(depending on model)

Digital Input 1: (up to):
Digital Input 32:
Selected binary channel assignment from any
DDB status point in the relay such as opto
input, output contact, alarms, starts, trips,
controls, logic.
Input 1 Trigger: No Trigger / Trigger L/H (Low
to High) / Trigger H/L (High to Low)
(up to):
Input 32 Trigger: No Trigger / Trigger L/H /
Trigger H/L
Measured operating data
(measuret setup)
Default Display:
Date and Time
Description
Plant Reference
Frequency
Access Level
Local Values: Primary/Secondary
Remote Values: Primary/Secondary
Measurement Ref: IA1 / IB1 / IC1 / IA2 / IB2
/ IC2 / Vx
Measurement Mode: 0 / 1 / 2 / 3
Communications
RP1 Address: (Courier or IEC870-5-103):
0255
RP1 Address: (DNP3.0):
065534
RP1 Address: (MODBUS):
1247
RP1 InactivTimer: 130 mins
RP1 Baud Rate: (IEC870-5-103):
9600/19200 bits/s
RP1 Baud Rate: (MODBUS, Courier):
9600/19200/38400 bits/s
RP1 Baud Rate: (DNP3.0):
1200/2400/4800/9600/19200/38400 bits/s
RP1 Parity: Odd/Even/None
(MODBUS, DNP3.0)
RP1 Meas Period: 160 s
(IEC870-5-103)
RP1 PhysicalLink:
Copper (EIA(RS)-485 or K bus) or Fiber
Optic
RP1 Time Sync: Disabled/Enabled
MODBUS IEC Timer: Standard/Reverse
RP1 CS103Blocking:
Disabled
Monitor Blocking
Command Blocking
RP1 Port Config: (Courier):
K Bus
EIA485 (RS485)
RP1 Comms Mode: (Courier):
IEC60870 FT1.2
IEC60870 10-bit, no parity
Note: If RP1 Port Config is K Bus the baud
rate is fixed at 64 kbits/s
DNP Need Time: 130 mins
DNP App Fragment: 1002048 bytes
DNP App Timeout: 1120 s
DNP SBO Timeout: 110 s
DNP Link Timeout: 0120 s
Optional Ethernet port
NIC Tunl Timeout: 1...30 mins
NIC Link Report: Alarm, Event, None
NIC Link Timeout: 0.1...60 s
Optional additional second rear
communication
(rear port2 (RP2))
RP2 Port Config:
EIA(RS)-232
EIA(RS)-485
K-Bus
RP2 Comms Mode:
IEC60870 FT1.2
IEC60870 10-bit, no parity
RP2 Address: 0255
RP2 InactivTimer: 130 mins
RP2 Baud Rate:
9600/19200/38400 bits/s
Note: If RP2 Port Config is K Bus the baud
rate is fixed at 64 kbits/s
Commission tests
Monitor bit 1:
(up to):
Monitor bit 8:
Binary function link strings, selecting which
DDB signals have their status visible in the
Commissioning menu, for test purposes
Test Mode:
Disabled
Test Mode
Blocked Contacts
Test Pattern:
Configuration of which output contacts are to
be energized when the contact test is
applied
P64x/EN TD/A32 Technical Data

(TD) 2-12

MiCOM P642, P643, P645


TD
Opto coupled binary inputs
(opto config)
Global Nominal V:
24 27 V
30 34 V
48 54 V
110 125 V
220 250 V
Custom
Opto Input 1:
(up to):
Opto Input #. (# = max. opto no. fitted):
Custom options allow independent
thresholds to be set for each opto, from the
same range as above.
Opto Filter Control:
Binary function link string, selecting which
optos have an extra 1/2 cycle noise filter,
and which do not.
Characteristics:
Standard 60% - 80%
50% - 70%
Control inputs into PSL
(Ctrl. I/P Config.)
Hotkey Enabled:
Binary function link string, selecting which of
the control inputs are driven from Hotkeys.
Control Input 1: Latched/Pulsed
(up to):
Control Input 32: Latched/Pulsed
Ctrl Command 1:
(up to):
Ctrl Command 32:
ON/OFF
SET/RESET
IN/OUT
ENABLED/DISABLED
Function keys
Fn. Key Status 1:
(up to):
Fn. Key Status 10
Disable
Lock
Unlock/Enable
Fn. Key 1 Mode: Toggled/Normal
(up to):
Fn. Key 10 Mode: Toggled/Normal
Fn. Key 1 Label:
(up to):
Fn. Key 10 Label:
User defined text string to describe the
function of the particular function key




IED configurator
Switch Conf. Bank: No Action/Switch Banks
IEC 61850 GOOSE
GoEna: Disabled/Enabled
Test Mode: Disabled/Pass Through/Forced
VOP Test Pattern: 0x00000000...
0xFFFFFFFF
Ignore Test Flag: No/Yes
Control input user labels
(Ctrl. I/P labels)
Control Input 1:
(up to):
Control Input 32:
User defined text string to describe the
function of the particular control input
Settings in multiple groups
Note: All settings here onwards apply for
setting groups # = 1 to 4.
Technical Data P64x/EN TD/A32

MiCOM P642, P643, P645

(TD) 2-13


TD
Protection functions
System config
Winding Type: Conventional / Auto
HV CT Terminals: 01
LV CT Terminals: 10
HV Connection: D-Delta / Y-Wye / Z-Zigzag
HV Grounding: Grounded / Ungrounded
HV Nominal: 100 V to 100 MV
HV Rating: 100 KVA to 5 GVA
Reactance: 1.00% to 100.00%
LV Clock Vector: 0 to 11
LV Connection: D-Delta / Y-Wye / Z-Zigzag
LV Grounding: Grounded / Ungrounded
LV Nominal: 100 V to 100 MV
LV Rating: 100 KVA to 5 GVA
Phase Sequence: Standard ABC / Reverse
ACB
VT Reversal: No Swap / A-B Swapped / B-C
Swapped / C-A Swapped
CT1 Reversal: No Swap / A-B Swapped / B-C
Swapped / C-A Swapped
CT2 Reversal: No Swap / A-B Swapped / B-C
Swapped / C-A Swapped
CT3 Reversal: No Swap / A-B Swapped / B-C
Swapped / C-A Swapped
CT4 Reversal: No Swap / A-B Swapped / B-C
Swapped / C-A Swapped
CT5 Reversal: No Swap / A-B Swapped / B-C
Swapped / C-A Swapped
Differential protection
Trans Diff: Enabled/Disabled
Set Mode: Simple/Advance
Is1: 100.0e-3 to 2.500 PU
K1: 0 to 150.0%
Is2: 100.0e-3 to 10 PU
K2: 15 to 150.00%
tDIFF: 0 to 10.00 s
Is-CTS: 100.0e-3 to 2.500 PU
Is-HS1: 2.500 to 32.00 PU
Is-HS2: 2.500 to 32.00 PU
Zero seq filt HV: Enabled/Disabled
Zero seq filt LV: Enabled/Disabled
Zero seq filt TV: Enabled/Disabled
Ih(2)%>: 5.000 to 50.000%
Cross blocking: Enabled/Disabled
5th harm blocked: Enabled/Disabled
Ih(5)%>: 0 to 100.00%
Circuitry Fail: Enabled/Disabled
Is-cctfail>: 30.00e-3 to 1.000 PU
K-cctfail: 0 to 50.00%
tls-cctfail>: 0 to 10.00 s




REF protection
REF HV status: Enabled/Disabled
HV IS1 Set: 6.00 to 300.00 A
HV IS2 Set: 30.00 to 3000.00 A
HV IREF K1: 0 to 150.0%
HV IREF K2: 15.00 to 150.0%
HV tREF: 0 to 10.00 s
REF LV status: Enabled/Disabled
LV IS1 Set: 6.00 to 300.00 A
LV IS2 Set: 30.00 to 3000.00 A
LV IREF K1: 0 to 150.0%
LV IREF K2: 15.00 to 150.0%
LV tREF: 0 to 10.00 s
REF TV status: Enabled/Disabled
TV IS1 Set: 6.00 to 300.00 A
TV IS2 Set: 30.00 to 3000.00 A
TV IREF K1: 0 to 150.0%
TV IREF K2: 15.00 to 150.0%
TV tREF: 0 to 10.00 s

NPS overcurrent
HV 2>1 to 4 Status: Disabled/Enabled
HV 2>1 to 4 Current Set: 24 to 1200 A
HV 2>1 to 4 Time Delay: 0.00100.00 s
LV 2>1 to 4 Status: Disabled/Enabled
LV 2>1 to 4 Current Set: 24 to 1200 A
LV 2>1 to 4 Time Delay: 0.00100.00 s
TV winding same as HV and LV winding
Phase overcurrent
Phase O/C: Sub Heading
HV winding
I>1 Function:
Disabled
DT
IEC S Inverse
IEC V Inverse
IEC E Inverse
UK LT Inverse
UK Rectifier
RI
IEEE M Inverse
IEEE V Inverse
IEEE E Inverse
US Inverse
US ST Inverse
I>1 Current Set: 0.08 to 4.00 In
I>1 Time Delay: 0.00 to 100.00 s
I>1 TMS: 0.025 to 1.200
I>1 Time Dial: 0.01 to 100.00
I>1 K (RI): 0.10 to10.00
I>1 Reset Char: DT/Inverse
I>1 tRESET: 0.00 to 100.00 s
I>2 as I>1
I>3 Status: Disabled/Enabled
II>3 Current Set: 0.08 to 10.00 In
I>3 Time Delay: 0.00 to 100.00 s
I>4 as I>3
LV and TV windings same as HV winding
P64x/EN TD/A32 Technical Data

(TD) 2-14

MiCOM P642, P643, P645


TD
Thermal overload
Mon't Winding: HV/LV/TV/Biased Current
Ambient T: CLIO1 / CLIO2 / CLIO3 / CLIO4 /
AVERAGE
Amb CLIO Type: 0-1 / 0-10 / 0-20 / 4-20 mA
Amb CLIO Min: -9999 to +9999
Amb CLIO Max: -9999 to +9999
Average Amb T: -25.00 to +75.00 Cel
Top Oil T: CLIO1 / CLIO2 / CLIO3 / CLIO4
/CALUCATED
Top Oil CLIO Typ: 0-1 / 0-10 / 0-20 / 4-20 mA
Top Oil CLIO Min: -9999 to +9999
Top Oil CLIO Max: -9999 to +9999
IB: 0.1 to 4.0 PU
Rated NoLoadLoss: 0.1 to 100
Hot Spot overtop: 0.1 to 200.0 Cel
Top Oil overamb: 0.1 to 200.0 Cel
Winding exp m: 0.01 to 2.0
Oil exp n: 0.01 to 2.0
Hot spot rise co: 0.01 to 2.0 min
Top oil rise co: 1.0 to 1000.0 min
TOL Status: Enabled/Disabled
Hot Spot>1 to 3 Set: 1.0 to 300.0 Cel
tHot Spot>1 to 3 Set: 0 to 60 k min
Top Oil>1 to 3 Set: 1.0 to 300.0 Cel
tTop Oil>1 to 3 Set: 0 to 60k min
tPre-trip Set: 0 to 60 k min
LOL Status: Enabled/Disabled
Life Hours at HS: 1 to 300 000 hr
Designed HS temp: 1 to 200.0 Cel
Constant B Set: 1 to 100 000
FAA> Set: 0.1 to 300 min
tFAA> Set: 0 to 60 k min
LOL>1 Set: 0.1 to 300 hr
tLOL> Set: 0 to 60 k min
Rst Life Hours: 1 to 300 000 hr
4-stage directional earth fault
HV winding
IN> Input: Measured / Derived
IN>1 Function:
Disabled
DT
IEC S Inverse
IEC V Inverse
IEC E Inverse
UK LT Inverse
RI
IEEE M Inverse
IEEE V Inverse
IEEE E Inverse
US Inverse
US ST Inverse
IDG
IN>1 Current: 0.08 to 4 In
IN>1 IDG Is: 1 to 4 In
IN>1 Time Delay: 0.00 to 200.0 s
IN>1 TMS: 0.025 to 1.200
IN>1 Time Dial: 0.01 to 100.00
IN>1 K(RI): 0.1 to 10.00
IN>1 IDG Time: 1 to 2.00
IN>1 Reset Char: DT, Inverse
IN>1 tRESET: 0.00 to 100.00 s
IN>2 same as IN>1
IN>3 Status: Disabled, DT
IN>3 Current: 0.08 to 32.00 In
IN>3 Time Delay: 0.00 to 200.00 s
IN>4 same as IN>3
LV and TV windings same as HV winding

The IDG curve is commonly used for time
delayed earth fault protection in the Swedish
market. This curve is available in stage 1 of
the Earth Fault protection.
The IDG curve is represented by the following
equation:
t = 5.8 - 1.35 log
e

N > Setting
in seconds
Where:
= Measured current
N>Setting = An adjustable setting which
defines the start point of the
characteristic
Although the start point of the characteristic is
defined by the N> setting, the actual relay
current threshold is a different setting called
IDG s. The IDG s setting is set as a
multiple of N>.
An additional setting IDG Time is also used
to set the minimum operating time at high
levels of fault current.
0
1
2
3
4
5
6
7
8
9
10
1 10 100
I/IN>
O
p
e
r
a
t
i
n
g

t
i
m
e

(
s
e
c
o
n
d
s
)
IDG Is Setting Range
IDG Time Setting Range
P2242ENa
IDG Characteristic
Through fault
Through Fault: Disabled/Enabled
Monitored Input: HV / LV / TV
TF I> Trigger: 0.08 to 20.00PU
TF I2t> Alarm: 0 to 500 000 A2s
Technical Data P64x/EN TD/A32

MiCOM P642, P643, P645

(TD) 2-15


TD
Overfluxing
Volts/Hz W2
V/Hz Alm Status: Disabled/Enabled
V/Hz Alarm Set: 1.5 to 3.5 V/Hz
V/Hz Alarm Delay: 0 to 6000 s
V/Hz>1 Status: Disabled/Enabled
V/Hz>1 Trip Func DT / IDMT
V/Hz>1 Trip Set: 1.5 to 3.5 V/Hz
V/Hz>1 Trip TMS: 0.01 to 12
V/Hz>1 Delay: 0 to 6000 s
V/Hz>1 tReset: 0 to 6000 s
V/Hz>2 Status: Disabled/Enabled
V/Hz>2 Trip Set: 1.5 to 3.5 V/Hz
V/Hz>2 Delay: 0 to 6000 s
V/Hz>3 and 4 same as V/Hz>2
TPre-trip Alarm: 1 to 6000.0 s
Frequency protection
Underfrequency
F<1 Status: Disabled/Enabled
F<1 Setting: 45.00 to 65.00 Hz
F<1 Time Delay: 0.1 to 100.0 s
F<2/3/4 as F<1
Overfrequency
F>1 Status: Disabled/Enabled
F>1 Setting: 45.00 to 68.00 Hz
F>1 Time Delay: 0.1 to 100.0 s
F>2 as F>1
RTD protection
Select RTD:
Bit 0 - Select RTD 1
Bit 1 - Select RTD 2
Bit 2 - Select RTD 3
Bit 3 - Select RTD 4
Bit 4 - Select RTD 5
Bit 5 - Select RTD 6
Bit 6 - Select RTD 7
Bit 7 - Select RTD 8
Bit 8 - Select RTD 9
Bit 9 - Select RTD 10
Binary function link string, selecting which
RTDs (1 - 10) are enabled.
RTD 1 Alarm Set: 0C to 200C
RTD 1 Alarm Dly: 0 s to 100 s
RTD 1 Trip Set: 0C to 200C
RTD 1 Trip Dly: 0 s to 100 s
RTD2/3/4/5/6/7/8/9/10 as RTD1
CB Fail & I<
I< Current Set: 0.02 to 3.200 In
CB Fail 1 Status: Disabled/Enabled
CB Fail 1 Timer: 0.00 to 10.00 s
CB Fail 2 Status: Disabled/Enabled
CB Fail 2 Timer: 0.00 to 10.00 s
CBF Non I Reset: I< Only, CB Open & I<, Prot
Reset & I<
CBF Ext Reset: I< Only, CB Open & I <, Prot
Reset & I<
Input labels
Opto Input 1 to 32: Input L1 to Input L32
User-defined text string to describe the
function of the particular opto input.
Output labels
Relay 1 to 32: Output R1 to Output R32
User-defined text string to describe the
function of the particular relay output contact.
RTD labels
RTD 1-10: RTD1 to RTD10
User-defined text string to describe the
function of the particular RTD.
Current loop input
CLIO1 Input 1: Disabled/Enabled
CLI1 Input Type:
0 1 mA
0 10 mA
0 20 mA
4 20 mA
CLI1 Input Label: 16 characters (CLIO input 1)
CLI1 Minimum: -9999+9999
CLI1 Maximum: -9999+9999
CLI1 Alarm: Disabled/Enabled
CLI1 Alarm Fn: Over/Under
CLI1 Alarm Set: CLI1 minCLI1 max
CLI1 Alarm Delay: 0.0100.0 s
CLI1 Trip: Disabled/Enabled
CLI1 Trip Fn: Over/Under
CLI1 Trip Set: CLI1 minCLI1 max
CLI1 Trip Delay: 0.0100.0 s
CLI1 I< Alarm (420 mA input only):
Disabled/Enabled
CLI1 I< Alm Set (420 mA input only):
0.04.0 mA
CLI2/3/4 as CLI1
P64x/EN TD/A32 Technical Data

(TD) 2-16

MiCOM P642, P643, P645


TD
Current loop output
CLO1 Output 1: Disabled/Enabled
CLO1 Output Type:
0 1 mA
0 10 mA
0 20 mA
4 20 mA
CLO1 Set Values: Primary/Secondary
CLO1 Parameter: As shown below*
CLO1 Min: Range, step size and unit
corresponds to the selected parameter
CLO1 Max: Same as CLO1 Min
CLO2/3/4 as CLO1
Current Loop Output Parameters
Current Magnitude:
IA Magnitude
IB Magnitude
IC Magnitude
IN Measured Mag (P642)
IN-1 Measured Mag (P643/5)
IN-2 Measured Mag (P643/5)
0.0016.0 A
I Sen Mag: 0.00 2.0 A
Phase Sequence Components:
I1 Magnitude
I2 Magnitude
I0 Magnitude:
0.0016.0 A
Phase Currents:
IA RMS*
IB RMS*
IC RMS*
0.0016.0 A
P-P Voltage Magnitude:
VAB Magnitude
VBC Magnitude
VCA Magnitude
0.0200.0 V
P-N Voltage Magnitude:
VAN Magnitude
VBN Magnitude
VCN Magnitude
0.0200.0 V
Neutral Voltage Magnitude:
VN1 Measured Mag
VN Derived Mag
VN2 Measured Mag (P645)
0.0200.0 V
VN 3rd Harmonic: 0.0200.0 V (P643/5)
Phase Sequence Voltage Components:
V1 Magnitude
V2 Magnitude
V0 Magnitude
0.0200.0 V
RMS Phase Voltages:
VAN RMS*
VBN RMS*
VCN RMS*
0.0200.0 V
Frequency: 0.0070.0 Hz
3 Phase Watts*: -6000 W6000 W
3 Phase Vars*: -6000 Var6000 Var
3 Phase VA*: 06000 VA
3Ph Power Factor*: -11
Single Phase Active Power:
A Phase Watts*:
B Phase Watts*:
C Phase Watts*:
-2000 W2000 W
Single Phase Reactive Power:
A Phase Vars*:
B Phase Vars*:
C Phase Vars*
-2000 Var2000 Var
Single Phase Apparent Power:
A Phase VA*:
B Phase VA*:
C Phase VA*
02000 VA
Single Phase Power Factor:
A Phase Power Factor*
B Phase Power Factor*
C Phase Power Factor*
-11
3 Phase Current Demands:
IA Fixed/Roll/Peak Demand*
IB Fixed/Roll/Peak Demand*
IC Fixed/Roll/Peak Demand*
0.0016.0 A
3ph Active Power Demands:
3Ph W Fix/Roll/Peak Demand*
-6000 W6000 W
3ph Reactive Power Demands:
3Ph Vars Fix/Roll/Peak Dem*
-6000 Var6000 Var
NPS Thermal: 0.00200.0%
Thermal Overload: 0.00200.0%
RTD 1-10*: -40C300.0C
CL Input 1-4: -99999999.0
Volts/Hz: 020 V/Hz
Note 1: For measurements marked with an
asterisk, the internal refresh rate is
nominally 1 s, others are 0.5 power
system cycles or less.

Note 2: The polarity of Watts, Var and power
factor is affected by the measurements
Mode setting.

Note 3: These settings are for nominal 1 A and
100/120 V versions only. For other
versions they need to be multiplied
accordingly.
Residual O/V NVD
VN>1 Status: Disabled/Enabled
VN>1 Input: Derived
VN> 1 Function:
Disabled
DT
IDMT
VN> 1 Voltage Set:
180 V (100/120 V)
4320 V (380/480 V)
VN> 1 Time Delay: 0.00100.00 s
VN>1 TMS: 0.5100.0
VN> 1 tRESET: 0.00100.00
Technical Data P64x/EN TD/A32

MiCOM P642, P643, P645

(TD) 2-17


TD
VN>2 as VN>1
VN>3/4 as VN>1 except
VN>3/4 Input: VN1
VN>5/6 as VN>1 except
VN>5/6 Input: VN2 (P645)
Volts/Hz
V/Hz Alarm Status: Disabled/Enabled
V/Hz Alarm Set:
1.503.500 V/Hz (100/120 V)
614.00 V/Hz (380/480 V)
V/Hz Alarm Delay: 0.00100.0 s
V/Hz>1 Status: Disabled/Enabled
V/Hz Trip Func:
DT
IDMT
V/Hz> 1 Trip Set:
1.5003.500 V/Hz (100/120 V)
614.00 V/Hz (380/480 V)
V/Hz> 1Trip TMS: 0.0112.00
V/Hz> 1 Trip Delay: .0.00600.0 s
V/Hz>2 Status: Disabled/Enabled
V/Hz>2 Trip Set:
1.5003.500 V/Hz (100/120 V)
614.00 V/Hz (380/480 V)
V/Hz>2 Trip Delay: .0.00600.0 s
V/Hz>3/4 as V/Hz>2
The inverse time characteristic has the
following formula:
At =
TMS
(M - 1)
2
E

Where:
AM =
V/f
( V/f Trip Setting )E

V = Measured voltage
F = Measured frequency
Note: The IDMT characteristic has been
changed in the 31 version software. The
new characteristic is compatible with the
old one and allows the option of future
expansion of the number of
characteristics with different exponents
of (M-1).
Inverse time characteristic in software version
30 and lower is as shown below:
At = 0.8 +
0.18 * TMS
(M - 1)
2
E




Voltage protection
Undervoltage
V< Measurt Mode:
Phase-Phase
Phase-Neutral
V< Operate Mode:
Any Phase
Three Phase
V< 1 Function:
Disabled
DT
IDMT
V<1 Voltage Set:
10120 V (100/120 V)
40480 V (380/480 V)
V<1 Time Delay: 0.00100.00 s
V<1 TMS: 0.05100.0
V<1 Poledead Inh: Disabled/Enabled
V<2 Function:
Disabled
DT
V<2 Status: Disabled/Enabled
V<2 Voltage Set:
10120 V (100/120 V)
40480 V (380/480 V)
V<2 Time Delay: 0.00100.00 s
V<2 Poledead Inh: Disabled/Enabled
The inverse characteristic is given by the
following formula:
At =
K
(1 - M) E

Where:
K = Time multiplier setting
t = Operating time in seconds
M = Applied input voltage or relay setting
voltage
Overvoltage
V> Measurt Mode:
Phase-Phase
Phase-Neutral
V> Operate Mode:
Any Phase
Three Phase

V> 1 Function:
Disabled
DT
IDMT
V>1 Voltage Set:
60185 V (100/120 V)
240740 V (380/480 V)
V>1 Time Delay: 0.00100.00 s
V>1 TMS: 0.05100.0
V>2 Status: Disabled/Enabled
V>2 Voltage Set:
60185 V (100/120 V)
240740 V (380/480 V)
P64x/EN TD/A32 Technical Data

(TD) 2-18

MiCOM P642, P643, P645


TD
V>2 Time Delay: 0.00100.00 s
The inverse characteristic is given by the
following formula:
At =
K
(M - 1) E

Where:
K = Time multiplier setting
t = Operating time in seconds
M = Applied input voltage/relay setting voltage
Supervisory functions
Voltage transformer supervision
VTS Status: Blocking/Indication
VTS Reset Mode: Manual/Auto
VTS Time Delay: 1.0 to 10.0 s
VTS I> Inhibit: 0.08 In to 32.0 In
VTS I2> Inhibit: 0.05 In to 0.50 In
Negative phase sequence voltage (V2):
10 V (100/120 V)
40 V (380/480 V)
Phase overvoltage:
Pick-up 30 V,
Drop-off 10 V (100/120 V)
Pick-up 120 V,
Drop-off 40 V (380/480 V)
Superimposed Current: 0.1 In
Current transformer supervision
Diff CTS: Enabled/Disabled
CTS Status: Restrain/Indication
CTS Time Delay: 0 to 10 s in 0.1 s steps
CTS I1: 5 to 100% in 1% steps
CTS I2/I1>1: 5 to 100% in 1% steps
CTS I2/I1>2: 5 to 100% in 1% steps
Measurements list
Measurements 1
I Magnitude
I Phase Angle
For each phase ( = A/A-1, B/B-1, C/C-1)
current measurements
I-V Magnitude
I-V Phase Angle
For each phase ( = A, B, C and = H, L, T)
IN-HV Mea Mag
IN-HV Mea Ang
IN-HV Deriv Mag
IN-HV Deriv Ang
I0-2 Magnitude
I1-2 Magnitude
I2-2 Magnitude
IN-LV Mea Mag
IN-LV Mea Ang
IN-LV Deriv Mag
IN-2 Derived Mag
IN-LV Deriv Ang
I0-3 Magnitude (643, 5)
I1-3 Magnitude (643, 5)
I2-3 Magnitude (643, 5)
IN-TV Mea Mag (643, 5)
IN-TV Mea Ang (643, 5)
IN-TV Deriv Mag (643, 5)
IN-TV Deriv Ang (643, 5)
I0-4 Magnitude (645)
I1-4 Magnitude (645)
I2-4 Magnitude (645)
I0-5 Magnitude
I1-5 Magnitude
I2-5 Magnitude
IA-HV RMS
I-V Phase Angle
For each phase ( = A, B, C and = H, L, T)
VAN Magnitude (643, 5)
VAN Phase Angle (643, 5)
VBN Magnitude (643, 5)
VBN Phase Angle (643, 5)
VCN Magnitude (643, 5)
VCN Phase Angle (643, 5)
Vx Magnitude
Vx Phase Angle
V1 Magnitude (643, 5)
V2 Magnitude (643, 5)
V0 Magnitude (643, 5)
VN Derived Mag (643, 5)
VN Derived Angle (643, 5)
VAB Magnitude (643, 5)
VAB Phase Angle (643, 5)
VBC Magnitude (643, 5)
VBC Phase Angle (643, 5)
VCA Magnitude (643, 5)
VCA Phase Angle (643, 5)
VAN RMS (643, 5)
VBN RMS (643, 5)
VCN RMS
Frequency
Measurements 2
Phase Watts (643, 5)
Phase VArs (643, 5)
Phase VA (643, 5)
All phase segregated power measurements,
real, reactive and apparent ( = A, B, C).
3 Phase Watts (643, 5)
3 Phase VArs (643, 5)
3 Phase VA (643, 5)
NPS Power S2 (643, 5)
3Ph Power Factor (643, 5)
Ph Power Factor (643, 5)
Independent power factor measurements for
all three phases ( = A, B, C).
3Ph WHours Fwd (643, 5)
3Ph WHours Rev (643, 5)
3Ph VArHours Fwd (643, 5)
3Ph VArHours Rev (643, 5)
3Ph W Fix Demand (643, 5)
3Ph VArs Fix Dem (643, 5)
3Ph W Roll Dem (643, 5)
3Ph VArs Roll Dem (643, 5)
3Ph W Peak Dem (643, 5)
3Ph VAr Peak Dem (643, 5)
Reset Demand: No/Yes (643, 5)
Technical Data P64x/EN TD/A32

MiCOM P642, P643, P645

(TD) 2-19


TD
Measurements 3
IA Differential
IB Differential
IC Differential
IA Bias
IB Bias
IC Bias
IA Diff 2H
IB Diff 2H
IC Diff 2H
IA Diff 5H
IB Diff 5H
IC Diff 5H
IREF HV LoZ Diff
IREF HV LoZ Bias
IREF LV LoZ Diff
IREF LV LoZ Bias
IREF TV LoZ Diff (643, 5)
IREF TV LoZ Bias (643, 5)
Hot Spot T
Top Oil T
Reset Thermal
Ambient T
TOL Pretrip left
LOL status
Reset LOL
Rate of LOL
LOL Aging Factor
Lres at designed
FAA,m
Lres at FAA,m
Volts/Hz W1 (643,5)
V/Hz W1 tPretrip (643,5)
V/Hz W1 Thermal (643,5)
Reset V/Hz W1 (643,5)
Volts/Hz W2
V/Hz W2 tPretrip
V/Hz W2 Thermal
Reset V/Hz W2
RTD1-10
RTD Open Cct
RTD Short Cct
RTD Data Error
Reset RTD Flags
CLIO Input 1-4

P64x/EN TD/A32 Technical Data

(TD) 2-20

MiCOM P642, P643, P645


TD

Getting Started P64x/EN GS/A42

MiCOM P642, P643, P645


GS
GETTING STARTED








Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)
P64x/EN GS/A42 Getting Started



MiCOM P642, P643, P645

GS


Getting Started P64x/EN GS/A42
MiCOM P642, P643, P645

(GS) 3-1

GS
CONTENTS
(GS) 3-
1. GETTING STARTED 3
1.1 User interfaces and menu structure 3
1.2 Introduction to the relay 3
1.2.1 Front panel 3
1.2.1.1 LED indications 5
1.2.2 Relay rear panel 6
1.3 Relay connection and power-up 7
1.4 Introduction to the user interfaces and settings options 7
1.5 Menu structure 8
1.5.1 Protection settings 9
1.5.2 Disturbance recorder settings 9
1.5.3 Control and support settings 9
1.6 Password protection 10
1.7 Relay configuration 11
1.8 Front panel user interface (keypad and LCD) 11
1.8.1 Default display and menu time-out 12
1.8.2 Navigating menus and browsing the settings 12
1.8.3 Navigating the hotkey menu 13
1.8.3.1 Setting group selection 13
1.8.3.2 Control inputs user assignable functions 13
1.8.4 Password entry 14
1.8.5 Reading and clearing alarm messages and fault records 14
1.8.6 Setting changes 15
1.9 Front communication port user interface 15
1.9.1 Front courier port 17
1.10 MiCOM S1 Studio relay communications basics 17
1.10.1 PC requirements 18
1.10.2 Connecting to the P64x relay using MiCOM S1 Studio 18
1.10.3 Off-line use of MiCOM S1 Studio 19

P64x/EN GS/A42 Getting Started

(GS) 3-2

MiCOM P642, P643, P645

GS
FIGURES
Figure 1 Relay front view (P642) 3
Figure 2 Relay front view (P643 and 645) 4
Figure 3 Relay rear view 6
Figure 4 Menu structure 8
Figure 5 Front panel user interface 11
Figure 6 Front port connection 15
Figure 7 PC - relay signal connection 16


Getting Started P64x/EN GS/A42
MiCOM P642, P643, P645

(GS) 3-3

1. GETTING STARTED
1.1 User interfaces and menu structure
The settings and functions of the MiCOM protection relay are available from the front panel
keypad and LCD, and through the front and rear communication ports.
1.2 Introduction to the relay
1.2.1 Front panel
Figure 1 and Figure 2 show the front panel of the relay; the hinged covers at the top and
bottom of the front panel are shown open. An optional transparent front cover physically
protects the front panel. With the cover in place, access to the user interface is read-only.
Removing the cover allows access to the relay settings and does not compromise the
protection of the product from the environment.
When editing relay settings, full access to the relay keypad is needed. To remove the front
panel:
GS
1. Open the top and bottom covers, then unclip and remove the transparent cover. If the
lower cover is secured with a wire seal, remove the seal.
2. Using the side flanges of the transparent cover, pull the bottom edge away from the relay
front panel until it is clear of the seal tab.
3. Move the cover vertically down to release the two fixing lugs from their recesses in the
front panel.
User programable
function LEDs
TRIP
ALARM
OUT OF SERVICE
HEALTHY
= CLEAR
= READ
= ENTER
SER N
o
DIAG N
o
In
Vx
Vn
V
V
1/5 A 50/60 Hz
Serial N
o
and I
*
, V Ratings
Top cover
Fixed
function
LEDs
Bottom
cover
Battery compartment Front comms port Download/monitor port
Keypad
LCD
P0103ENb
Hotkeys

Figure 1 Relay front view (P642)
P64x/EN GS/A42-S Getting Started
(GS) 3-4

MiCOM P642, P643, P645

GS

Figure 2 Relay front view (P643 and 645)
The front panel of the relay includes the following features. See Figure 1 and Figure 2.
A 16-character by 3-line alphanumeric liquid crystal display (LCD).
A 19-key (P643/5), 9-key (P643) keypad with 4 arrow keys (, , ? and ), an enter key
(_), a clear key (_), a read key (_), 2 hot keys (_) and 10 (_ _) programmable
function keys (P645).
Function key functionality (P645 only). The relay front panel has control keys with
programmable LEDs for local control. Factory default settings associate specific relay
functions with these 10 direct-action keys and LEDs, such as Enable or Disable the auto-
recloser function. Using programmable scheme logic, the user can change the default
functions of the keys and LEDs to fit specific needs.
Hotkey functionality:
SCROLL starts scrolling through the various default displays.
STOP stops scrolling the default display.
Control inputs and circuit breaker operation to control setting groups.
22 LEDs (P645), 12 LEDs (P642/3); 4 fixed function LEDs, 8 tri-color (P645), 8 red
(P642/3) programmable function LEDs on the left-hand side of the front panel and 10
tri-color programmable function LEDs on the right-hand side associated with the function
keys (P645).
Under the top hinged cover:
The relays serial number.
The relays current and voltage rating.
Under the bottom hinged cover:
Compartment for a 1/2 AA size backup battery used for the real time clock and
event, fault, and disturbance records.
A 9-pin female D-type front port for a connection of up to 15 m between a PC
and the relay using an EIA(RS)232 serial data connection.
A 25-pin female D-type parallel port for monitoring internal signals and
downloading high-speed local software and language text.
Getting Started P64x/EN GS/A42
MiCOM P642, P643, P645

(GS) 3-5

GS
1.2.1.1 LED indications
Fixed Function
The four fixed-function LEDs on the left-hand side of the front panel indicate the following
conditions.
Trip (Red) switches ON when the relay issues a trip signal. It is reset when the
associated fault record is cleared from the front display. Also the trip LED can be
configured as self-resetting.
Alarm (Yellow) flashes when the relay registers an alarm. This may be triggered by a
fault, event or maintenance record. The LED flashes until the alarms have been
accepted (read), then changes to constantly ON. When the alarms are cleared, the LED
switches OFF.
Out of service (Yellow) is ON when the relays protection is unavailable.
Healthy (Green) is ON when the relay is in correct working order, and should be ON at
all times. It goes OFF if the relays self-tests show there is an error in the relays
hardware or software. The state of the healthy LED is reflected by the watchdog
contacts at the back of the relay.
To adjust the LCD contrast, from the CONFIGURATION column, select LCD Contrast. This
is only needed in very hot or cold ambient temperatures.
Programmable LEDs
The P642 and P643 have eight RED programmable LEDs (numbers 1 to 8) used for alarm
indications.
The P645 has eight programmable LEDs (numbers 1 to 8) for alarm conditions and ten
programmable LEDs (F1 to F10) to show the status of the function keys. All of the
programmable LEDs on the P645 are tri-color and can be set to RED, YELLOW or GREEN.
The default settings are shown in the following table
LED number Default indication P64x relay
1 Red Differential trip
2 Red REF trip - REF HV Trip, REF LV trip, REF TV trip
3 Red
Top oil trip Top oil 1 trip, Top oil 2 trip, Top oil 3
trip
Hot spot trip Hot spot 1 trip, Hot spot 2 trip, Hot
spot 3 trip
4 Red
Overflux trip W1 V/Hz>1, W1 V/Hz>2, W1
V/Hz>3, W1 V/Hz>4, W2 V/Hz>1, W2 V/Hz>2,
W2 V/Hz>3, W2 V/Hz>4
Underfrequency trip F<1, F<2, F<3, F<4
Overfrequency trip F>1, F>2
Undervoltage trip V<1, V<2
Overvoltage trip V>1, V>2
Residual overvoltage trip - VN>1, VN>2
5 Red
HV overcurrent trip HV I>1, HV I>2, HV I>3, HV
I>4, HV IN>1, HV IN>2, HV IN>3, HV IN>4
HV NPSOC trip - HV I2>1, HV I2>2, HV I2>3, HV
I2>4
6 Red
LV overcurrent trip LV I>1, LV I>2, LV I>3, LV
I>4, LV IN>1, LV IN>2, LV IN>3, LV IN>4
LV NPSOC trip - LV I2>1, LV I2>2, LV I2>3, LV
I2>4
P64x/EN GS/A42 Getting Started

(GS) 3-6

MiCOM P642, P643, P645

GS
LED number Default indication P64x relay
7 Green
TV overcurrent trip TV I>1, TV I>2, TV I>3, TV
I>4, TV IN>1, TV IN>2, TV IN>3, TV IN>4
TV NPSOC trip - TV I2>1, TV I2>2, TV I2>3, TV
I2>4
8 Red CB Fail
F1 Red Not used
F2 Yellow Not used
F3 Yellow Not used
F4 Red Not used
F5 Red Setting Group 2 Enabled
F6 Red Overfluxing Reset
F7 Red Thermal overload reset
F8 Red Loss of life reset
F9 Yellow Relay/LED reset
F10 Yellow Manual Trigger Disturbance Recorder
1.2.2 Relay rear panel
Figure 3 shows the rear panel of the relay. Slots A and B are for optional IRIG-B boards
providing time-synchronization input and fiber optic communications.

Figure 3 Relay rear view
See the wiring diagrams in the Installation chapter P64x/EN IN for complete connection
details.
Getting Started P64x/EN GS/A42
MiCOM P642, P643, P645

(GS) 3-7

GS
1.3 Relay connection and power-up
Before powering up the relay, make sure the relay power supply voltage and nominal ac
signal magnitudes are appropriate for your application. The relay serial number and its
current, voltage and power rating are under the top hinged cover. The relay is available in
the auxiliary voltage versions specified in the following table.
Nominal ranges
Operative dc
range
Operative ac
range
24 48 V dc 19 to 65 V -
48 110 V dc (30 100 V ac rms) ** 37 to 150 V 24 to 110 V
110 250 V dc (100 240 V ac rms) ** 87 to 300 V 80 to 265 V
** rated for ac or dc operation
Note: The label does not specify the logic input ratings.
The P64x relay has universal opto isolated logic inputs. These can be programmed for the
nominal battery voltage of the circuit where they are used. See Universal Opto isolated logic
inputs in the Firmware chapter P64x/EN FD for more information on logic input
specifications.
Note: The opto inputs have a maximum input voltage rating of 300 V dc at
any setting.
Once the ratings have been verified for the application, connect external power according to
the power requirements specified on the label. See P64x external connection diagrams in
the Installation chapter P64x/EN IN for complete installation details, ensuring the correct
polarities are observed for the dc supply.
1.4 Introduction to the user interfaces and settings options
The relay has the following user interfaces:
The front panel using the LCD and keypad.
The front port which supports Courier communication.
The rear port which supports one protocol of either Courier, MODBUS,
IEC 60870-5-103 or DNP3.0. The protocol for the rear port must be specified when the
relay is ordered.
An optional Ethernet port supports IEC 61850-8-1 or DNP 3.0.
A second optional rear port which supports Courier, KBUS or InterMiCOM
communication.

Keypad
or LCD
Courier MODBUS IEC870-5-103 IEC61850-8-1 DNP3.0
Display & modification
of all settings

Digital I/O signal status
Display/extraction of
measurements

Display/extraction of
fault records

Extraction of
disturbance records

Programmable
scheme logic settings

P64x/EN GS/A42 Getting Started

(GS) 3-8

MiCOM P642, P643, P645

GS

Keypad
or LCD
Courier MODBUS IEC870-5-103 IEC61850-8-1 DNP3.0
Reset of fault & alarm
records

Clear event & fault
records

Time synchronization
Control commands
Table 1 Measurement information and relay settings that can be accessed from the
interfaces.
1.5 Menu structure
The relays menu is arranged in a table. Each setting in the menu is known as a cell, and
each cell in the menu can be accessed using a row and column address. The settings are
arranged so that each column contains related settings, for example all of the disturbance
recorder settings are in the same column. As shown in Figure 4, the top row of each column
contains the heading that describes the settings in that column. You can only move between
the columns of the menu at the column heading level. For a complete list of all of the menu
settings, see the Settings chapter P64x/EN ST and the Relay Menu Database document
P64x/EN MD.
Up to 4 protection setting groups
Column
data
settings
Column header
Control & support Group 1 Group 2
System data View records Overcurrent Ground fault Overcurrent Ground fault
Repeated for groups 2, 3 and 4
P0106ENa

Figure 4 Menu structure
The settings in the menu are in three categories: protection settings, disturbance recorder
settings, or control and support (C&S) settings.
New control and support settings are stored and used by the relay immediately after they are
entered. New Protection settings or disturbance recorder settings are stored in a temporary
scratchpad. Once the new settings have been confirmed, the relay activates all the new
settings together. This provides extra security so that several setting changes, made in a
group of protection settings, all take effect at the same time.
Getting Started P64x/EN GS/A42
MiCOM P642, P643, P645

(GS) 3-9

GS
1.5.1 Protection settings
The protection settings include the following items:
Protection element settings
Scheme logic settings
There are four groups of protection settings, with each group containing the same setting
cells. One group of protection settings is selected as the active group, and is used by the
protection elements.
1.5.2 Disturbance recorder settings
The disturbance recorder settings include the record duration and trigger position, selection
of analog and digital signals to record, and the signal sources that trigger the recording.
1.5.3 Control and support settings
The control and support settings include:
Relay configuration settings
Open/close circuit breaker (may vary according to relay type or model)
CT & VT ratio settings
Reset LEDs
Active protection setting group
Password & language settings
Circuit breaker control & monitoring settings (may vary according to relay type/model)
Communications settings
Measurement settings
Event & fault record settings
User interface settings
Commissioning settings
P64x/EN GS/A42-S Getting Started
(GS) 3-10

MiCOM P642, P643, P645

GS
1.6 Password protection
The menu structure contains three levels of access. The level of access that is enabled
determines which of the relays settings can be changed and is controlled by entering two
different passwords. The levels of access are summarized in Table 2.
Set the
"Password
Control"
cell to
The
"Access
Level" cell
displays
Operations
Type of
password
required
Read
Access to all settings, alarms, event
records and fault records
None
Execute
Control Commands, such as circuit
breaker open or close. Reset of fault
and alarm conditions. Reset LEDs.
Clearing of event and fault records
Level 1 Password
0 0
Edit
All other settings
Level 2 Password
Read
Access to all settings, alarms, event
records and fault records
None
Execute
Control Commands, such as circuit
breaker open or close. Reset of fault
and alarm conditions. Reset LEDs.
Clearing of event and fault records
None
1 1
Edit
All other settings
Level 2 Password
Read
Access to all settings, alarms, event
records and fault records
None
Execute
Control Commands, such as circuit
breaker open or close. Reset of fault
and alarm conditions. Reset LEDs.
Clearing of event and fault records
None
2 (Default) 2 (Default)
Edit
All other settings
None
Table 2
Each of the two passwords are 4 characters of upper-case text. The factory default for both
passwords is AAAA. Each password is user-changeable once it has been correctly entered.
To enter a password, either use the prompt when a setting change is attempted, or from the
menu select System data > Password. The access level is independently enabled for each
interface, therefore if level 2 access is enabled for the rear communication port, the front
panel access remains at level 0 unless the relevant password is entered at the front panel.
The access level, enabled by the password, times out independently for each interface after
a period of inactivity and reverts to the default level. If the passwords are lost, contact
Schneider Electric with the relays serial number and an emergency password can be
supplied. To find the current level of access enabled for an interface, select System data >
Access level. The access level for the front panel User Interface (UI) is one of the default
display options.
Getting Started P64x/EN GS/A42
MiCOM P642, P643, P645

(GS) 3-11

The relay is supplied with a default access level of 2, so no password is needed to change
any of the relay settings. It is also possible to set the default menu access level to either
level 0 or level 1, preventing write access to the relay settings without the correct password.
The default menu access level is set in System data > Password control.
Note: This setting can only be changed when level 2 access is enabled.
1.7 Relay configuration
The relay is a multi-function device that supports many different protection, control and
communication features. To simplify the setting of the relay, there is a configuration settings
column which can be used to enable or disable many of the functions of the relay. The
settings associated with any function that is disabled are not shown in the menu. To disable
a function, change the relevant cell in the Configuration column from Enabled to Disabled.
The configuration column controls which of the four protection settings groups is selected as
active using the Active settings cell. A protection setting group can also be disabled in the
configuration column, provided it is not the present active group. Similarly, a disabled setting
group cannot be set as the active group.
GS
1.8 Front panel user interface (keypad and LCD)
When the keypad is exposed it provides full access to the menu options of the relay, with the
information displayed on the LCD.
The , , and keys are used for menu navigation and setting value changes. These
keys have an auto-repeat function if any of them are held continually. This can speed up
both setting value changes and menu navigation: the longer the key is held pressed, the
faster the rate of change or movement.
System
frequency
Date and time
3-phase voltage
Alarm messages
Other default displays
Column 1
Sytem data
Column 2
View records
Column n
Group 4
Overcurrent
Data 1.1
Language
Data 2.1
Last record
Data n.1
|>1 function
Data 1.2
Password
Data 2.2
Time and date
Data n.2
|>1 directional
Data 1.n
Password
level 2
Data 2.n
C A voltage
Data n.n
|> char angle
Other setting
cells in
column 1
Other setting
cells in
column 2
Other setting
cells in
column n
Other column headings
Note: The C key will return
to column header
from any menu cell
C
C
C
P0105ENa

Figure 5 Front panel user interface
P64x/EN GS/A42 Getting Started

(GS) 3-12

MiCOM P642, P643, P645

GS
1.8.1 Default display and menu time-out
The front panel menu has a default display. To change it, select Measuret. setup > default
display and the following items can be selected:
Date and time
Relay description (user defined)
Plant reference (user defined)
System frequency
3-phase voltage
3-phase and neutral current
Power
Access level
From the default display you can view the other default display options using the and
keys. If there is no keypad activity for 15 minutes, the default display reverts to the previous
setting and the LCD backlight switches off. Any setting changes that have not been
confirmed are lost and the original setting values are maintained.
Whenever the relay has an uncleared alarm (such as fault record, protection alarm, or
control alarm) the default display is replaced by the following display.
Alarms/Faults
Present
Enter the menu structure of the relay from the default display, even if the display shows the
Alarms/Faults present message.
1.8.2 Navigating menus and browsing the settings
Use the four arrow keys to browse the menu, following the structure shown in Figure 5.
1. Starting at the default display, press the key to show the first column heading.
2. Use the and keys to select the required column heading.
3. Use the and keys to view the setting data in the column.
4. To return to the column header, either hold the key down or press the clear key
once. It is only possible to move across columns at the column heading level.
5. To return to the default display, press the key or the clear key from any of the
column headings. If you use the auto-repeat function of the key, you cannot go
straight to the default display from one of the column cells because the auto-repeat stops
at the column heading.
6. Press the key again to go to the default display.
Getting Started P64x/EN GS/A42
MiCOM P642, P643, P645

(GS) 3-13

GS
1.8.3 Navigating the hotkey menu
1. To access the hotkey menu from the default display, press the key directly below the
HOTKEY text on the LCD.
2. Once in the hotkey menu, use the and keys to scroll between the available options,
then use the hotkeys to control the function currently displayed.

If neither the or keys are pressed within 20 seconds of entering a hotkey sub menu,
the relay reverts to the default display.
3. Press the clear key to return to the default menu from any page of the hotkey menu.
The layout of a typical page of the hotkey menu is as follows:
The top line shows the contents of the previous and next cells for easy menu navigation
The center line shows the function
The bottom line shows the options assigned to the direct access keys
The functions available in the hotkey menu are listed in the following sections.
1.8.3.1 Setting group selection
To select the setting group, scroll through the available setting groups using NXT GRP, or
press SELECT to select the setting group that is currently displayed.

When you press SELECT, the current setting group appears for 2 seconds, then the
NXT GRP or SELECT options appear again.
To exit the sub menu, use the left and right arrow keys. For more information see Changing
setting groups in the Operation chapter P64x/EN OP.
1.8.3.2 Control inputs user assignable functions
The control inputs are user-assignable functions or USR ASS.
Use the CTRL I/P CONFIG column to configure the number of USR ASS shown in the
hotkey menu. To SET/RESET the chosen inputs, use the HOTKEY menu.
For more information see the Control Inputs section in the Operation chapter P64x/EN OP.
P64x/EN GS/A42 Getting Started

(GS) 3-14

MiCOM P642, P643, P645

GS
1.8.4 Password entry
1. When a password is required to edit a setting, an Enter password prompt appears.
Enter password
**** Level 1

2. A flashing cursor shows which character field of the password can be changed. Press the
and keys to change each character between A and Z.
3. Use the and keys to move between the character fields of the password. Press the
enter key to confirm the password.

If an incorrect password is entered, the display reverts to Enter password. A message
then appears indicating that the password is correct and if so what level of access has
been unlocked. If this level is sufficient to edit the selected setting, the display returns to
the setting page to allow the edit to continue. If the correct level of password has not
been entered, the password prompt page appears again.
4. To escape from this prompt press the clear key . Alternatively, enter the password
using System data > Password.
If the keypad is inactive for 15 minutes, the password protection of the front panel user
interface reverts to the default access level.
5. To manually reset the password protection to the default level, select
System data > Password, then press the clear key instead of entering a password.
1.8.5 Reading and clearing alarm messages and fault records
One or more alarm messages appear on the default display and the yellow alarm LED
flashes. The alarm messages can either be self-resetting or latched, in which case they
must be cleared manually.
1. To view the alarm messages, press the read key c. When all alarms have been viewed
but not cleared, the alarm LED change from flashing to constantly ON and the latest fault
record appears (if there is one).
2. Scroll through the pages of the latest fault record, using the c key. When all pages of
the fault record have been viewed, the following prompt appears.
Press clear to
reset alarms
3. To clear all alarm messages, press . To return to the display showing alarms or faults
present, and leave the alarms uncleared, press c.
4. Depending on the password configuration settings, you may need to enter a password
before the alarm messages can be cleared. See section 1.6 Password protection.
5. When all alarms are cleared, the yellow alarm LED switches OFF; also the red trip LED
switches OFF if it was switched ON after a trip.
6. To speed up the procedure, enter the alarm viewer using the c key, then press the
key. This goes straight to the fault record display. Press again to move straight to the
alarm reset prompt, then press again to clear all alarms.
Getting Started P64x/EN GS/A42-S
MiCOM P642, P643, P645

(GS) 3-15

GS
1.8.6 Setting changes
1. To change the value of a setting, go to the relevant cell in the menu, then press the enter
key to change the cell value. A flashing cursor on the LCD shows the value can be
changed. If a password is required to edit the cell value, a password prompt appears .
2. To change the setting value, press the or keys. If the setting to be changed is a
binary value or a text string, select the required bit or character to be changed using the
and keys.
3. Press to confirm the new setting value or the clear key to discard it. The new
setting is automatically discarded if it is not confirmed in 15 seconds.
4. For protection group settings and disturbance recorder settings, the changes must be
confirmed before they are used by the relay.

To do this, when all required changes have been entered, return to the column heading
level and press the key. Before returning to the default display, the following prompt
appears.





5. Press to accept the new settings or press to discard the new settings.
Note: If the menu time-out occurs before the setting changes have been
confirmed, the setting values are also discarded.
Control and support settings are updated immediately after they are entered, without the
Update settings? ?? ? prompt.
1.9 Front communication port user interface
The front communication port is a 9-pin female D-type connector under the bottom hinged
cover. It provides EIA(RS)232 serial data communication up to 15 m with a PC, see
Figure 6. This port supports the Courier communication protocol only. Courier is the
communication language developed by Schneider Electric to allow communication with its
range of protection relays. The front port is intended for use with the relay settings program
MiCOM S1 Studio which runs on Windows
TM
2000 or XP.

Figure 6 Front port connection
Update settings?
Enter or clear
P64x/EN GS/A42-S Getting Started
(GS) 3-16

MiCOM P642, P643, P645

GS
The relay is a Data Communication Equipment (DCE) device with the following pin
connections on the 9-pin front port.
Pin number Description
2 Tx Transmit data
3 Rx Receive data
5 0 V Zero volts common
Relay serial port connections
None of the other pins are connected in the relay. The relay should be connected to the
COM1 or COM2 serial port of a PC. PCs are normally Data Terminal Equipment (DTE)
devices which have the following serial port pin connections (if in doubt check your PC
manual).
Pin number 25-way 9-way Description
2 3 2 x Receive data
3 2 3 Tx Transmit data
5 7 5 0 V Zero volts common
PC serial port connections
For successful data communication, connect the Tx pin on the relay to the Rx pin on the PC,
and the Rx pin on the relay to the Tx pin on the PC. See Figure 7. Normally a straight-
through serial cable is required, connecting pin 2 to pin 2, pin 3 to pin 3, and pin 5 to pin 5.
Note: A common cause of difficulty with serial data communication is
connecting Tx to Tx and Rx to Rx. This could happen if a cross-over
serial cable is used, connecting pin 2 to pin 3, and pin 3 to pin 2, or if
the PC has the same pin configuration as the relay.

Figure 7 PC - relay signal connection
Once the physical connection from the relay to the PC is made, the PCs communication
settings must be set to match those of the relay. The following table shows the relays
communication settings for the front port.
Protocol Courier
Baud rate 19,200 bits/s
Courier address 1
Message format 11-bit - 1 start bit, 8 data bits, 1 parity bit (even parity), 1 stop bit
Relay front port settings
If there is no communication using the front port for 15 minutes, any password access level
that has been enabled is cancelled.
Getting Started P64x/EN GS/A42
MiCOM P642, P643, P645

(GS) 3-17

GS
ourier are

s are not used


byte does not support the Disturbance flag
tus byte does not support the Busy flag; the only response to a request
ata
e front courier port is always 1; the Change Device address command
d.
19200 bps
Note: ot
supported, this data can be manually accessed using the front port.
1.10
al
ccess to all stored data in any MiCOM IED.
s, K series, L series relays
MiCOM Mx20 measurements units

1.9.1 Front courier port
The front EIA(RS)232
1
9-pin port supports the Courier protocol for one-to-one
communication. It is designed for use during installation, and commissioning or
maintenance, and is not suitable for permanent connection. Since this interface is not used
to link the relay to a substation communication system, the following features of C
not used.
Automatic Extraction of Event Records:
The Courier Status byte does not support the Event flag
The Send Event or Accept Event command
Automatic Extraction of Disturbance Records:
The Courier Status
Busy Response Layer:
The Courier Sta
is the final d
Fixed Address:
The address of th
is not supporte
Fixed Baud Rate:
Although automatic extraction of event and disturbance records is n
MiCOM S1 Studio relay communications basics
The EIA(RS)232 front communication port is intended for use with the relay settings program
MiCOM S1 Studio. This program runs on Windows
TM
2000, XP or Vista, and is the univers
MiCOM IED Support Software used for direct a
MiCOM S1 Studio provides full access to:
MiCOM Px10, Px20, Px30, Px40, Modulex serie

1
This port is compliant with EIA(RS)574, the 9-pin version of EIA(RS)232; see www.tiaonline.org.
P64x/EN GS/A42-S Getting Started

(GS) 3-18

MiCOM P642, P643, P645

GS
1.10.1
To run MiCOM S1 Studio on a PC, the following requirements are advised.
TM
024 x 768
TM
Vista
1 GB RAM
5 GB free hard dis
rator rights
1.10.2
port on the
front panel of the relay and the PC. See section 1.9.
2. To start Micom S1 Studio, select Programs > then navigate to > MiCOM S1 Studio >
MiCOM S1 Studio.
3. Click the Quick Connect tab and select Create a New System.
4. Check the Path to System file is correct, then enter the name of the system in the Name
field. If you need to add a brief description of the system, use the Comment field.
5. Click OK.
6. Select the device type.
7. Select the communications port.
8. Once connected, select the language for the settings file, the device name, then click
Finish. The configuration is updated.
9. In the Studio Explorer window, select Device > Supervise Device to control the relay
directly.
PC requirements

Minimum
1 GHz processor
256 MB RAM
Windows 2000
Resolution 800 x 600 x 256 colors
1 GB free hard disk space

Recommended
2 GHz processor
1 GB RAM
Windows
TM
XP
Resolution 1
5 GB free hard disk space

Microsoft Windows
2 GHz processor
k space
MiCOM S1 Studio must be started with Administ
Connecting to the P64x relay using MiCOM S1 Studio
This section is intended as a quick start guide to using MiCOM S1 Studio and assumes you
have a copy installed on your PC. See the MiCOM S1 Studio program online help for more
detailed information.
1. Make sure the EIA(RS)232 serial cable is properly connected between the
Getting Started P64x/EN GS/A42
MiCOM P642, P643, P645

(GS) 3-19

GS
1.10.3 Off-line use of MiCOM S1 Studio
Micom S1 Studio can also be used as an off-line tool to prepare settings, without access to
the relay.
1. If creating a new system, in the Studio Explorer, select create new system. Then
right-click the new system and select New substation.
2. Right-click the new substation and select New voltage level.
3. Then right-click the new voltage level and select New bay.
4. Then right-click the new bay and select New device.
You can add a device at any level, whether it is a system, substation, voltage or bay.
5. Select a device type from the list, then enter the relay type, such as P645. Click Next.
6. Enter the full model number and click Next.
7. Select the Language and Model, then click Next.
8. Enter a unique device name, then click Finish.
9. Right-click the Settings folder and select New File. A default file 000 is added.
10. Right-click file 000 and select click Open. You can then edit the settings. See the MiCOM
S1 Studio program online help for more information.

P64x/EN GS/A42 Getting Started

(GS) 3-20

MiCOM P642, P643, P645

GS

Settings P64x/EN ST/A42

MiCOM P642, P643, P645


ST
SETTINGS










Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams:


10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)


P64x/EN ST/A42 Getting Started



MiCOM P642, P643, P645

ST
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-1

ST
CONTENTS
(ST) 4-
1. SETTINGS 3
1.1 Relay settings configuration 3
1.2 Protection settings 6
1.2.1 System config 7
1.2.2 Differential protection 9
1.2.3 Restricted earth fault protection 12
1.2.4 NPS overcurrent 13
1.2.5 Overcurrent 17
1.2.6 Thermal overload 24
1.2.7 Earth fault protection 27
1.2.8 TF monitoring protection 35
1.2.9 Residual overvoltage (Neutral Voltage Displacement) 35
1.2.10 Overfluxing 36
1.2.11 Voltage protection 38
1.2.12 Frequency protection 40
1.2.13 Resistor temperature device (RTD) protection 42
1.2.14 Contact breaker fail protection 42
1.2.15 VT and CT supervision 43
1.2.16 Input labels 45
1.2.17 Output labels 45
1.2.18 RTD labels 45
1.2.19 Current loop inputs and outputs (CLIO) protection 46
1.3 Control and support settings 50
1.3.1 System data 50
1.3.2 View records 53
1.3.3 Measurements 1 55
1.3.4 Measurements 2 58
1.3.5 Measurements 3 59
1.3.6 Date and time 60
1.3.7 CT and VT ratios 62
1.3.8 Record control 64
1.3.9 Disturbance recorder settings 65
1.3.10 Measurement setup 66
1.3.11 Communications 67
1.3.11.1 Communications settings for Courier protocol 67
1.3.11.2 Communications settings for MODBUS protocol 68
1.3.11.3 Communications settings for IEC60870-5-103 protocol 69
1.3.11.4 Communications settings for DNP3.0 protocol 70
P64x/EN ST/A42 Settings

(ST) 4-2

MiCOM P642, P643, P645

ST
1.3.11.5 Communications settings for Ethernet port 70
1.3.11.6 Rear port 2 connection settings 71
1.3.12 Commissioning tests 72
1.3.13 Opto configuration 73
1.3.14 Control input configuration 74
1.3.15 Function keys 75
1.3.16 IED configurator (for IEC 61850 configuration) 75
1.3.17 Control input labels 77

Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-3

ST
1. SETTINGS
The P642/3/5 must be configured to the system and application using appropriate settings.
In this chapter the settings are described in the sequence: protection settings, control and
configuration settings and disturbance recorder settings. The relay is supplied with a factory-
set configuration of default settings.
1.1 Relay settings configuration
The relay is a multi-function device that supports many different protection, control and
communication features. To simplify the setting of the relay, there is a configuration settings
column, used to enable or disable many of the relay functions. The settings associated with
any disabled function are not shown in the menu. To disable a function, change the relevant
cell in the Configuration column from Enabled to Disabled.
The configuration column controls which of the four protection settings groups is selected as
active through the Active settings cell. A protection setting group can also be disabled in
the configuration column, provided it is not the present active group. Similarly, a disabled
setting group cannot be set as the active group.
The configuration column also allows all of the setting values in one group of protection
settings to be copied to another group.
To do this first set the Copy from cell to the protection setting group to be copied, then set
the copy to cell to the protection group where the copy is to be placed. The copied settings
are initially placed in a temporary scratchpad and are only used by the relay following
confirmation.
To restore the default values to the settings in any protection settings group, set the restore
defaults cell to the relevant group number. Alternatively, set the restore defaults cell to all
settings to restore all of the relays settings to default values, not just the protection groups
settings. The default settings are initially placed in the scratchpad and are only used by the
relay after they have been confirmed.
Note: If you restore defaults to all settings, it includes the rear
communication port settings. If the new (default) settings do not
match those of the master station, rear port communication may be
disrupted.
Menu text Default setting Available settings
Restore Defaults No Operation
No Operation
All Settings
Setting Group 1
Setting Group 2
Setting Group 3
Setting Group 4
Setting to restore a setting group to factory default settings.
Setting Group Select from Menu
Select from Menu
Select from PSL
Allows setting group changes to be initiated using 2 DDB signals in the programmable
scheme logic or from the Menu settings.
Active Settings Group 1
Group 1, Group 2, Group 3,
Group 4
Selects the active setting group.
Save Changes No Operation No Operation, Save, Abort
Saves all relay settings.
P64x/EN ST/A42 Settings

(ST) 4-4

MiCOM P642, P643, P645

ST
Menu text Default setting Available settings
Copy from Group 1 Group 1, 2, 3 or 4
Allows displayed settings to be copied from a selected setting group.
Copy to No Operation
No Operation
Group 1, 2, 3 or 4
Allows displayed settings to be copied to a selected setting group.
Setting Group 1 Enabled Enabled or Disabled
Enables or disables Group 1 settings. If the setting group is disabled from the configuration,
all associated settings and signals are hidden, with the exception of this setting.
Setting Group 2 (as above) Disabled Enabled or Disabled
Setting Group 3 (as above) Disabled Enabled or Disabled
Setting Group 4 (as above) Disabled Enabled or Disabled
System Config Visible Invisible or Visible
Sets the System Config menu visible further on in the relay settings menu.
Diff Protection Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the differential protection. The P64x provides
bias differential protection with multiple CT inputs.
REF Protection Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the Restricted Earth Fault protection. The P64x
provides a low impedance REF function per transformer winding.
Over Current Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the overcurrent protection.
ANSI 50/51/67P, 46OC.
NPS Overcurrent Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the Negative Phase Sequence overcurrent
protection.
ANSI 50/51/67P, 46OC
Thermal Overload Disabled Enabled or Disabled
Enables (activates) or disables (turns off) the Thermal Overload Protection.
ANSI 49.
Earth Fault Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the Earth Fault Protection.
ANSI 50N/51N.
Residual O/V NVD Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the Residual Overvoltage (Neutral Voltage
Displacement) Protection function.
ANSI 59N.
Overfluxing V/Hz Disabled Enabled or Disabled
Enables (activates) or disables (turns off) the Overfluxing protection.
ANSI 24.
Through Fault Disabled Enabled or Disabled
Enables (activates) or disables (turns off) the Through Fault function. The Through Fault
current monitoring function in the P64x gives the fault current level, the duration of the
faulty condition, the date and time.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-5

ST
Menu text Default setting Available settings
Volt Protection Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the Voltage Protection (Under/Overvoltage and
NPS Overvoltage) function.
ANSI 27/59/47.
Freq. Protection Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the Frequency Protection (Under/Overfrequency)
function.
ANSI 81O/U.
RTD Inputs Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the RTD (Resistance Temperature Device)
Inputs.
CB Fail Disabled Enabled or Disabled
Enables (activates) or disables (turns off) the Circuit Breaker Fail Protection function.
ANSI 50BF.
Supervision Disabled Enabled or Disabled
Enables (activates) or disables (turns off) the Supervision (VTS&CTS) functions.
ANSI VTS/CTS.
Input Labels Visible Invisible or Visible
Sets the Input Labels menu visible in the relay settings menu.
Output Labels Visible Invisible or Visible
Sets the Output Labels menu visible in the relay settings menu.
RTD Labels Visible Invisible or Visible
Sets the RTD Labels menu visible in the relay settings menu.
CT & VT Ratios Visible Invisible or Visible
Sets the Current & Voltage Transformer Ratios menu visible in the relay settings menu.
Record Control Invisible Invisible or Visible
Sets the Record Control menu visible in the relay settings menu.
Disturb. Recorder Invisible Invisible or Visible
Sets the Disturbance Recorder menu visible in the relay settings menu.
Measure't. Set-up Invisible Invisible or Visible
Sets the Measurement Setup menu visible in the relay settings menu.
Comms. Settings Visible Invisible or Visible
Sets the Communications Settings menu visible in the relay settings menu. These are the
settings associated with the 1
st
and 2
nd
rear communications ports.
Commission Tests Visible Invisible or Visible
Sets the Commissioning Tests menu visible in the relay settings menu.
Setting Values Primary Primary or Secondary
This affects all protection settings that are dependent on CT and VT ratios.
Control Inputs Visible Invisible or Visible
Sets the Control Inputs menu visible in the relay setting menu.
CLIO Inputs Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the CLIO (Current Loop Input Output) function.
P64x/EN ST/A42 Settings

(ST) 4-6

MiCOM P642, P643, P645

ST
Menu text Default setting Available settings
CLIO Outputs Enabled Enabled or Disabled
Enables (activates) or disables (turns off) the CLIO (Current Loop Input Output) Outputs
function.
Ctrl I/P Config. Visible Invisible or Visible
Sets the Control Input Configuration menu visible in the relay setting menu.
Ctrl I/P Labels Visible Invisible or Visible
Sets the Control Input Labels menu visible in the relay setting menu.
Direct Access Enabled
Enabled/Disabled/Hotkey
Only.
Defines what controls are available using the direct access keys - Enabled (Hotkey and
CB Control functions) / Hotkey Only (Control Inputs and Setting group selection) / CB Cntrl
Only (CB open/close).
IEC GOOSE Visible Invisible or Visible
Sets the IEC 61850 GOOSE menu visible in the relay setting menu.
Function Key Visible Invisible or Visible
Sets the Function Key menu visible in the relay setting menu.
LCD Contrast 11 0 to 31
Sets the LCD contrast. To confirm acceptance of the contrast setting the relay prompts
the user to press the right and left arrow keys together instead of the Enter key. This is an
added precaution to prevent someone accidentally selecting a contrast which would leave
the display black or blank.
Note: If the LCD contrast is set incorrectly as black or blank, it can be set through the
front port communications port using the MiCOM S1 Studio setting software.
1.2 Protection settings
The protection settings include all the following items that become active once enabled in the
configuration column of the relay menu database:
Protection element settings.
Scheme logic settings.
There are four groups of protection settings, with each group containing the same setting
cells. One group of protection settings is selected as the active group, and is used by the
protection elements. The settings for group 1 only are shown below. The settings are
discussed in the same order in which they are displayed in the menu.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-7

ST
1.2.1 System config
The P640 maintains correct operation of all the protection functions through user-
configurable settings.
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
SYSTEM CONFIG
Winding Config HV+LV+TV
HV+LV
HV+LV+TV
N/A
This setting indicates if the protected transformer is a two or three winding transformer.
Winding Type Conventional Conventional or Auto
The winding type may be configured as conventional or Auto. This setting is just for
information.
HV CT Terminals
01 (P642)
001 (P643)
00001 (P645)
01 (P642)
001, 011 (P643)
00001, 00011 (P645)
N/A
01, from right to left the current inputs are T1, T2
001, from right to left the current inputs are T1, T2, T3
00001, from right to left the current inputs are T1, T2, T3, T4, T5
For further detailed connections refer to the installation section.
LV CT Terminals
10 (P642)
100 (P643)
10000 (P645)
10 (P642)
100, 110 (P643)
10000, 11000 (P645)
N/A
10, from right to left the current inputs are T1, T2
100, from right to left the current inputs are T1, T2, T3
10000, from right to left the current inputs are T1, T2, T3, T4, T5
For further detailed connections refer to the installation section.
TV CT Terminals
010 (P643)
00100 (P645)
010 (P643)
00100, 00110, 01100 (P645)
N/A
010 from right to left the current inputs are T1, T2, T3
00100 from right to left the current inputs are T1, T2, T3, T4, T5
For further detailed connections refer to the installation section.
Ref Power S 100 MVA 0.1 MVA 5000 MVA 0.1 MVA
Reference power. Used by the differential function to calculate the ratio correction factors.
Used by the thermal function when the monitored winding is set to biased current.
HV Connection Y-Wye Y-Wye, D-Delta, Z-Zigzag
The HV winding connections can be configured as Wye, Delta, or Zigzag.
HV Grounding Grounded Grounded or Ungrounded
In simple mode when set as grounded, the P64x filters the zero sequence current in the
HV side. When set as ungrounded, no zero sequence filtering is done in the HV side. In
advanced mode, the HV Grounding setting is only for information and the zero sequence
filtering depends on the Zero seq filt HV setting.
HV Nominal 220 kV 100 V 1 MV 1 V
Nominal voltage of the HV winding, mid-tap voltage of the on-load tap changer, or no-load
tap changer tap voltage.
P64x/EN ST/A42 Settings

(ST) 4-8

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
SYSTEM CONFIG
HV Rating 100 MVA 0.1 MVA 5000 MVA 0.1 MVA
This rating is used by the thermal overload function if the monitored winding is set to HV.
% Reactance 10% 1% 100% 0.63%
Transformer leakage reactance.
LV Vector Group 0 0 11 1
This is used to provide vector correction for phase shift between HV and LV windings.
LV Connection Y-Wye Y-Wye, D-Delta, Z-Zigzag
The LV winding connections can be configured as Wye, Delta, or Zigzag.
LV Grounding Grounded Grounded or Ungrounded
In simple mode when set as grounded, the P64x filters the zero sequence current in the
LV side. When set as ungrounded, no zero sequence filtering is done in the LV side. In
advanced mode, the LV Grounding setting is only for information, and the zero sequence
filtering depends on the Zero seq filt LV setting.
LV Nominal 220 kV 100 V 1 MV 1 V
Nominal voltage of the LV winding, mid-tap voltage of the on-load tap changer, or no-load
tap changer tap voltage.
LV Rating 100 MVA 0.1 MVA 5000 MVA 0.1 MVA
This rating is used by the thermal overload function if the monitored winding is set to LV.
TV Vector Group 0 1 11 1
P643, 5 only. This is used to provide vector correction for phase shift between HV and TV
windings.
TV Connection Y-Wye Y-Wye, D-Delta, Z-Zigzag
P643, 5 only. The winding connections can be configured as Wye, Delta, or Zigzag.
TV Grounding Grounded Grounded or Ungrounded
P643, 5 only. In simple mode when set as grounded, the P64x filters the zero sequence
current in the TV side. When set as ungrounded, no zero sequence filtering is done in the
LV side. In advanced mode, the TV Grounding setting is only for information and the zero
sequence filtering depends on the Zero seq filt TV setting.
TV Nominal 220 kV 100 V 1 MV 1 V
P643, 5 only. Nominal voltage of the TV winding.
TV Rating 100 MVA 0.1 MVA 5000 MVA 0.1 MVA
P643, 5 only. This rating is used by the thermal overload function if the monitored winding
is set to TV.
Match Factor HV This is only calculated by the relay.
HV ratio correction factor used by the differential function.
Match Factor LV This is only calculated by the relay.
LV ratio correction factor used by the differential function.
Match Factor TV This is only calculated by the relay.
TV ratio correction factor used by the differential function.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-9

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
SYSTEM CONFIG
Phase Sequence Standard ABC Standard ABC or Reverse ACB
This sets the phase rotation. It affects the positive and negative sequence quantities
calculated by the relay. It also affects functions that are dependent on phase quantities.
VT Reversal No Swap No Swap, A-B Swap, B-C Swap, C-A Swap
P643, 5 only. For applications where 2-phase voltage inputs are swapped.
CT1 Reversal No Swap No Swap, A-B Swap, B-C Swap, C-A Swap
For applications where 2-phase current inputs are swapped.
CT2 Reversal No Swap No Swap, A-B Swap, B-C Swap, C-A Swap
For applications where 2-phase current inputs are swapped.
CT3 Reversal No Swap No Swap, A-B Swap, B-C Swap, C-A Swap
P643, 5 only. For applications where 2-phase current inputs are swapped.
CT4 Reversal No Swap No Swap, A-B Swap, B-C Swap, C-A Swap
P645 only. For applications where 2-phase current inputs are swapped.
CT5 Reversal No Swap No Swap, A-B Swap, B-C Swap, C-A Swap
P645 only. For applications where 2-phase current inputs are swapped.
1.2.2 Differential protection
Setting range
Menu text Default setting
Min Max
Step size
GROUP1:
DIFF PROTECTION
Trans Diff Enabled Enabled or Disabled
This enables or disables differential protection for setting group1.
Set Mode Simple Simple or Advance
If the relay is in Simple mode, zero sequence filtering is applied when the cell [HV/LV/TV
Grounding] under the SYSTEM CONFIG menu heading is set to grounded. If the relay is
in advanced mode, the zero sequence filtering is enabled or disabled in the cell [Zero seq
filt HV/LV/TV] under the DIFF PROTECTION menu heading. Also, in the simple mode the
relay calculates Is-HS1 as 1/Xt, where Xt is the transformer reactance. In Simple mode
under the DIFF PROTECTION menu heading the cells [Zero seq filt HV/LV/TV, Is-HS1
and Is-Hs2] are hidden.
Is1 0.2 pu 0.1 pu 2.5 pu 0.01 pu
Minimum differential threshold of the low set differential characteristic.
K1 30% 0 150 1
First slope setting of the low set differential characteristic.
Is2 1 pu 0.1 pu 10 pu 0.1 pu
Bias current threshold for the second slope of the low set differential characteristic.
K2 80% 15 150 1
Second slope setting of the low set differential characteristic.
P64x/EN ST/A42 Settings

(ST) 4-10

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP1:
DIFF PROTECTION
tDIFF 0 s 0 10 s 10 ms
Differential time delay
Is-CTS 1.5 pu 0.1 pu 2.5 pu 0.01 pu
In restrain mode, the differential protection Is1 setting is increased to Is-CTS setting after
CT failure is detected. The Is-CTS setting increases the restrain region of the differential
characteristic.
Is-HS1 10 pu 2.5 pu 32 pu 0.1 pu
High set element one. In the simple mode the relay calculates Is-HS1 as 1/Xt. Where Xt
is the transformer reactance. This setting is hidden in simple mode. In advance mode Is-
HS1 is visible and settable.
Is-HS2 32 pu 2.5 pu 32 pu 0.1 pu
High set element two. This element is settable and visible in advance mode. In simple
mode, it is hidden and set to 32 pu.
Zero seq filt HV Disabled Enabled or Disabled
Enables or disables zero sequence filtering on the HV winding. This setting is only visible
and settable in advance mode.
Zero seq filt LV Disabled Enabled or Disabled
Enables or disables zero sequence filtering on the LV winding. This setting is only visible
and settable in advance mode.
Zero seq filt TV Disabled Enabled or Disabled
Enables or disables zero sequence filtering on the TV winding. This setting is only visible
and settable in advance mode.
2nd harm blocked Disabled Enabled or Disabled
Enables or disables the 2
nd
harmonic blocking. This setting should only be enabled when
a transformer is protected.
Ih(2)%> 15% 5% 50% 1
Second harmonic blocking threshold.
Cross blocking Disabled Enabled or Disabled
Enables or disables cross blocking.
5th harm blocked Disabled Enabled or Disabled
Enables or disables 5
th
harmonic blocking.
Ih(5)%> 35% 0% 100% 1%
Fifth harmonic blocking threshold.
Circuitry Fail Enabled Enabled or Disabled
Enables or disables the circuitry fail alarm.
Is-cctfail 0.1 pu 0.03 pu 1 pu 0.01 pu
Minimum differential threshold of the circuitry fail alarm.
K-cctfail 10% 0 s 50% 1%
Slope for the circuitry fail alarm function.
Tls-cctfail 5 s 0 s 10 s 0.1 s
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-11

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP1:
DIFF PROTECTION
Sets the circuitry fail alarm time delay.
P64x/EN ST/A42 Settings

(ST) 4-12

MiCOM P642, P643, P645

ST
1.2.3 Restricted earth fault protection
Setting range
Menu text Default setting
Min Max
Step size
GROUP1:
REF PROTECTION
REF HV status Enabled Enabled or Disabled
Enables or disables the low impedance restricted earth fault protection for the HV winding.
HV IS1 Set 0.1 pu 0.02 pu 1 pu 0.01 pu
Minimum differential threshold of the HV low impedance REF characteristic.
HV IS2 Set 1 pu 0.1 pu 10 pu 0.1 pu
Bias current threshold for the second slope of the HV low impedance REF characteristic.
HV IREF K1 0% 0% 150% 1%
First slope setting of the HV low impedance REF characteristic. Normally set to 0% to
give optimum sensitivity for internal faults.
HV IREF K2 150% 15% 150% 1%
Second slope setting of the HV low impedance REF characteristic. Normally set to 150%
to ensure adequate restraint for external faults.
HV tREF 0 s 0 s 10 s 10 ms
Operating time delay for the HV low impedance REF element.
REF LV status Enabled Enabled or Disabled
Enables or disables restricted earth fault protection for the LV winding.
LV IS1 Set 0.1 pu 0.02 pu 1 pu 0.01 pu
Minimum differential threshold of the LV low impedance REF characteristic.
LV IS2 Set 1 pu 0.1 pu 10 pu 0.1 pu
Bias current threshold for the second slope of the LV low impedance REF characteristic.
LV IREF K1 0% 0% 150% 1%
First slope setting of the LV low impedance REF characteristic. Normally set to 0% to
give optimum sensitivity for internal faults.
LV IREF K2 150% 15% 150% 1%
Second slope setting of the LV low impedance REF characteristic. Normally set to 150%
to ensure adequate restraint for external faults.
LV tREF 0 s 0 s 10 s 10 ms
Operating time delay for the LV restricted earth fault element.
REF TV status Enabled Enabled or Disabled
Enables or disables restricted earth fault protection for the TV winding.
The following settings are for the P643 and P645 only.
TV IS1 Set 0.1 pu 0.02 pu 1 pu 0.01 pu
Minimum differential threshold of the TV low impedance REF characteristic.
TV IS2 Set 1 pu 0.1 pu 10 pu 0.1 pu
Bias current threshold for the second slope of the TV low impedance REF characteristic.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-13

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP1:
REF PROTECTION
TV IREF K1 0% 0% 150% 1%
First slope setting of the TV low impedance REF characteristic. Normally set to 0% to
give optimum sensitivity for internal faults.
TV IREF K2 150% 15% 150% 1%
Second slope setting of the TV low impedance REF characteristic. Normally set to 150%
to ensure adequate restraint for external faults.
TV tREF 0 s 0 s 10 s 10 ms
Operating time delay for the TV restricted earth fault element.
Note: The table describing the REF protection shows the default settings
and the settings range of XX IS1 Set and XX IS2 Set in pu of the line
CT primary current. In MiCOM S1 Studio or MiCOM S1, these
settings are actually in secondary or primary amperes.
1.2.4 NPS overcurrent
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
NPS OVERCURRENT
HV Winding.
I2>1 Status Disabled Enabled or Disabled
Enables or disables stage 1 NPS definite time element for the HV winding.
I2>1 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>1 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 1 NPS element of the HV winding.
I2>1 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 1 NPS overcurrent element of the HV winding.
I2>2 Status Disabled Enabled or Disabled
Enables or disables stage 2 NPS definite time element for the HV winding.
I2>2 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>2 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 2 NPS element of the HV winding.
I2>2 Time Delay 10 s 100 s 0.01 s
Operating time delay for the stage 2 NPS overcurrent element of the HV winding.
P64x/EN ST/A42 Settings

(ST) 4-14

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
NPS OVERCURRENT
I2>3 Status Disabled Enabled or Disabled
Enables or disables stage 3 NPS definite time element for the HV winding.
I2>3 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>3 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 3 NPS element of the HV winding.
I2>3 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 3 NPS overcurrent element of the HV winding.
I2>4 Status Disabled Enabled or Disabled
Enables or disables stage 4 NPS definite time element for the HV winding.
I2>4 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>4 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 4 NPS element of the HV winding.
I2>4 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 4 NPS overcurrent element of the HV winding.
I2> VTS Block
P643, P645 only
1111
Bit 00 = VTS blocks I2>1
Bit 01 = VTS blocks I2>2
Bit 02 = VTS blocks I2>3
Bit 03 = VTS blocks I2>4
Logic settings that determine whether VT supervision will block selected negative
sequence overcurrent stages. VTS Block only affects directional overcurrent protection.
Setting 0 allows continued non-directional operation.
I2> V2pol Set
P643, P645 only 5 0.5*V1 25*V1 0.5*V1
The minimum threshold above which the relay must detect a polarizing voltage for the
negative phase sequence directional elements to operate.
I2> Char deg
P643, P645 only -60 deg -95 deg 95 deg 1 deg
Characteristic angle for directionalized NPS fault protection.
LV Winding.
I2>1 Status Disabled Enabled or Disabled
Enables or disables stage 1 NPS definite time element for the LV winding.
I2>1 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-15

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
NPS OVERCURRENT
I2>1 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 1 NPS element of the LV winding.
I2>1 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 1 NPS overcurrent element of the LV winding.
I2>2 Status Disabled Enabled or Disabled
Enables or disables stage 2 NPS definite time element for the LV winding.
I2>2 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>2 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 2 NPS element of the LV winding.
I2>2 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 2 NPS overcurrent element of the LV winding.
I2>3 Status Disabled Enabled or Disabled
Enables or disables stage 3 NPS definite time element for the LV winding.
I2>3 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>3 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 3 NPS element of the LV winding.
I2>3 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 3 NPS overcurrent element of the LV winding.
I2>4 Status Disabled Enabled or Disabled
Enables or disables stage 4 NPS definite time element for the LV winding.
I2>4 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>4 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 4 NPS element of the LV winding.
I2>4 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 4 NPS overcurrent element of the LV winding.
I2> VTS Block
P643, P645 only
1111
Bit 00 = VTS blocks I2>1
Bit 01 = VTS blocks I2>2
Bit 02 = VTS blocks I2>3
Bit 03 = VTS blocks I2>4
Logic settings that determine whether VT supervision will block selected negative
sequence overcurrent stages. VTS Block only affects directional overcurrent protection.
Setting 0 allows continued non-directional operation.
P64x/EN ST/A42 Settings

(ST) 4-16

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
NPS OVERCURRENT
I2> V2pol Set
P643, P645 only
5 0.5*V1 25*V1 0.5*V1
The minimum threshold above which the relay must detect a polarizing voltage for the
negative phase sequence directional elements to operate.
I2> Char Angle
P643, P645 only
-60 deg -95 deg 95 deg 1 deg
Characteristic angle for directionalized NPS fault protection.
TV Winding. P643 and P645 only.
I2>1 Status Disabled Enabled or Disabled
Enables or disables stage 1 NPS definite time element for the TV winding.
I2>1 Direction Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>1 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 1 NPS element of the TV winding.
I2>1 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 1 NPS overcurrent element of the TV winding.
I2>2 Status Disabled Enabled or Disabled
Enables or disables stage 2 NPS definite time element for the TV winding.
I2>2 Direction Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>2 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 2 NPS element of the TV winding.
I2>2 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 2 NPS overcurrent element of the TV winding.
I2>3 Status Disabled Enabled or Disabled
Enables or disables stage 3 NPS definite time element for the TV winding.
I2>3 Direction Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>3 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 3 NPS element of the TV winding.
I2>3 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 3 NPS overcurrent element of the TV winding.
I2>4 Status Disabled Enabled or Disabled
Enables or disables stage 4 NPS definite time element for the TV winding.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-17

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
NPS OVERCURRENT
I2>4 Direction Non-Directional
Non-directional
Directional Fwd
Directional Rev
Determines the direction of measurement for this element.
I2>4 Current Set 60 A 24 A 1200 A 3 A
Current pick-up setting for the stage 4 NPS element of the TV winding.
I2>4 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the stage 4 NPS overcurrent element of the TV winding.
I2> VTS Block 1111
Bit 00 = VTS blocks I2>1
Bit 01 = VTS blocks I2>2
Bit 02 = VTS blocks I2>3
Bit 03 = VTS blocks I2>4
Logic settings that determine whether VT supervision will block selected negative
sequence overcurrent stages. VTS Block only affects directional overcurrent protection.
Setting 0 allows continued non-directional operation.
I2> V2pol Set 5 V 0.5 V 25 V 0.5 V
The minimum threshold above which the relay must detect a polarizing voltage for the
negative phase sequence directional elements to operate.
I2> Char Angle -60 deg -95 deg 95 deg 1 deg
Characteristic angle for directionalized NPS fault protection.
1.2.5 Overcurrent
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERCURRENT 1
HV Winding
I>1 Function IEC S Inverse
Disabled, DT (DT), IEC S Inverse (TMS)
IEC V Inverse (TMS), IEC E Inverse (TMS)
UK LT Inverse (TMS), UK Rectifier (TMS)
RI (K), IEEE M Inverse (TD)
IEEE V Inverse (TD), IEEE E Inverse (TD)
US Inverse (TD), US ST Inverse (TD)
Setting for the tripping characteristic for the first stage overcurrent element.
I>1 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the first stage element.
I>1 Current Set 300 A 24 A 1200 A 3 A
Pick-up setting for the first stage overcurrent element.
I>1 Time Delay 1 s 0 100 s 0.01 s
Setting for the time delay for the definite time setting if selected for the first stage element.
P64x/EN ST/A42 Settings

(ST) 4-18

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERCURRENT 1
I>1 TMS 1 0.025 1.2 0.025
Setting for the time multiplier setting to adjust the operating time of the IEC IDMT
characteristic.
I>1 Time Dial 1 0.01 100 0.01
Setting for the time multiplier setting to adjust the operating time of the IEEE/US IDMT
curves.
I>1 K (RI) 1 0.1 10 0.05
Setting for the time multiplier to adjust the operating time for the RI curve.
I>1 Reset Char DT DT or Inverse
Setting to determine the type of reset/release characteristic of the IEEE/US curves.
I>1 tRESET 0 0 100 s 0.01 s
Setting that determines the reset/release time for definite time reset characteristic.
I>2 Function Disabled
Disabled, DT (DT), IEC S Inverse (TMS)
IEC V Inverse (TMS), IEC E Inverse (TMS)
UK LT Inverse (TMS), UK Rectifier (TMS)
RI (K), IEEE M Inverse (TD)
IEEE V Inverse (TD), IEEE E Inverse (TD)
US Inverse (TD), US ST Inverse (TD)
Setting for the tripping characteristic for the second stage overcurrent element.
I>2 Direction
P643, P645 only Non-Directional
Non-Directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the second stage element.
I>2 Current Set 300 A 24 A 1200 A 3 A
Pick-up setting for the second stage overcurrent element.
I>2 Time Delay 1 s 0 100 s 0.01 s
Setting for the time delay for the definite time setting if selected for the second stage
element.
I>2 TMS 1 0.025 1.2 0.025
Setting for the time multiplier setting to adjust the operating time of the IEC IDMT
characteristic.
I>2 Time Dial 1 0.01 100 0.01
Setting for the time multiplier setting to adjust the operating time of the IEEE/US IDMT
curves.
I>2 K (RI) 1 0.1 10 0.05
Setting for the time multiplier to adjust the operating time for the RI curve.
I>2 Reset Char DT DT or Inverse
Setting to determine the type of reset/release characteristic of the IEEE/US curves.
I>2 tRESET 0 0 100 s 0.01 s
Setting that determines the reset/release time for definite time reset characteristic.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-19

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERCURRENT 1
I>3 Status Disabled Enabled or Disabled
Setting to enable or disable the third stage overcurrent element.
I>3 Direction
P643, P645 only
Non-Directional
Non-Directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the overcurrent element.
I>3 Current Set 3000 A 24 A 3000 A 3 A
Pick-up setting for third stage overcurrent element.
I>3 Time Delay 0 0 100 s 0.01 s
Setting for the operating time-delay for third stage overcurrent element.
I>4 Status Disabled Enabled or Disabled
Setting to enable or disable the fourth stage overcurrent element.
I>4 Direction
P643, P645 only
Non-Directional
Non-Directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the overcurrent element.
I>4 Current Set 3000 A 24 A 3000 A 3 A
Pick-up setting for fourth stage overcurrent element.
I>4 Time Delay 0 0 100 s 0.01 s
Setting for the operating time-delay for fourth stage overcurrent element.
I> Char Angle
P643, P645 only 30 deg -95 deg 95 deg 1 deg
Setting for the relay characteristic angle used for the directional decision.
I> Function Link
P643, P645 only
1111
Bit 00 = VTS blocks I>1
Bit 01 = VTS blocks I>2
Bit 02 = VTS blocks I>3
Bit 03 = VTS blocks I>4
Logic Settings that determine whether blocking signals from VT supervision affect certain
overcurrent stages.
LV Winding
I>1 Function IEC S Inverse
Disabled, DT (DT), IEC S Inverse (TMS)
IEC V Inverse (TMS), IEC E Inverse (TMS)
UK LT Inverse (TMS), UK Rectifier (TMS)
RI (K), IEEE M Inverse (TD)
IEEE V Inverse (TD), IEEE E Inverse (TD)
US Inverse (TD), US ST Inverse (TD)
Setting for the tripping characteristic for the first stage overcurrent element.
I>1 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the first stage element.
I>1 Current Set 300 A 24 A 1200 A 3 A
Pick-up setting for the first stage overcurrent element.
P64x/EN ST/A42 Settings

(ST) 4-20

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERCURRENT 1
I>1 Time Delay 1 s 0 100 s 0.01 s
Setting for the time delay for the definite time setting if selected for the first stage element.
I>1 TMS 1 0.025 1.2 0.025
Setting for the time multiplier setting to adjust the operating time of the IEC IDMT
characteristic.
I>1 Time Dial 1 0.01 100 0.01
Setting for the time multiplier setting to adjust the operating time of the IEEE/US IDMT
curves.
I>1 K (RI) 1 0.1 10 0.05
Setting for the time multiplier to adjust the operating time for the RI curve.
I>1 Reset Char DT DT or Inverse
Setting to determine the type of reset/release characteristic of the IEEE/US curves.
I>1 tRESET 0 0 100 s 0.01 s
Setting that determines the reset/release time for definite time reset characteristic.
I>2 Function Disabled
Disabled, DT (DT), IEC S Inverse (TMS)
IEC V Inverse (TMS), IEC E Inverse (TMS)
UK LT Inverse (TMS), UK Rectifier (TMS)
RI (K), IEEE M Inverse (TD)
IEEE V Inverse (TD), IEEE E Inverse (TD)
US Inverse (TD), US ST Inverse (TD)
Setting for the tripping characteristic for the second stage overcurrent element.
I>2 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the second stage element.
I>2 Current Set 300 A 24 A 1200 A 3 A
Pick-up setting for the second stage overcurrent element.
I>2 Time Delay 1 s 0 100 s 0.01 s
Setting for the time delay for the definite time setting if selected for the second stage
element.
I>2 TMS 1 0.025 1.2 0.025
Setting for the time multiplier setting to adjust the operating time of the IEC IDMT
characteristic.
I>2 Time Dial 1 0 100 0.01
Setting for the time multiplier setting to adjust the operating time of the IEEE/US IDMT
curves.
I>2 K (RI) 1 0.1 10 0.05
Setting for the time multiplier to adjust the operating time for the RI curve.
I>2 Reset Char DT DT or Inverse
Setting to determine the type of reset/release characteristic of the IEEE/US curves.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-21

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERCURRENT 1
I>2 tRESET 0 0 100 s 0.01 s
Setting that determines the reset/release time for definite time reset characteristic.
I>3 Status Disabled Enabled or Disabled
Setting to enable or disable the third stage overcurrent element.
I>3 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the overcurrent element.
I>3 Current Set 3000 A 24 A 3000 A 3 A
Pick-up setting for third stage overcurrent element.
I>3 Time Delay 0 0 100 s 0.01 s
Setting for the operating time-delay for third stage overcurrent element.
I>4 Status Disabled Enabled or Disabled
Setting to enable or disable the fourth stage overcurrent element.
I>4 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the overcurrent element.
I>4 Current Set 3000 A 24 A 3000 A 3 A
Pick-up setting for fourth stage overcurrent element.
I>4 Time Delay 0 0 100 s 0.01 s
Setting for the operating time-delay for fourth stage overcurrent element.
I> Char Angle 30 deg -95 deg 95 deg 1 deg
Setting for the relay characteristic angle used for the directional decision.
I> Function Link 1111
Bit 00 = VTS blocks I>1
Bit 01 = VTS blocks I>2
Bit 02 = VTS blocks I>3
Bit 03 = VTS blocks I>4
Logic Settings that determine whether blocking signals from VT supervision affect certain
overcurrent stages.
TV Winding
P643 and P645 only.
I>1 Function
P643, P645 only
IEC S Inverse
Disabled, DT (DT), IEC S Inverse (TMS)
IEC V Inverse (TMS), IEC E Inverse (TMS)
UK LT Inverse (TMS), UK Rectifier (TMS)
RI (K), IEEE M Inverse (TD)
IEEE V Inverse (TD), IEEE E Inverse (TD)
US Inverse (TD), US ST Inverse (TD)
Setting for the tripping characteristic for the first stage overcurrent element.
I>1 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the first stage element.
P64x/EN ST/A42 Settings

(ST) 4-22

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERCURRENT 1
I>1 Current Set
P643, P645 only 300 A 24 A 1200 A 3 A
Pick-up setting for the first stage overcurrent element.
I>1 Time Delay
P643, P645 only
10 s 0 100 s 0.01 s
Setting for the time delay for the definite time setting if selected for the first stage element.
I>1 TMS
P643, P645 only 1 0.025 1.2 0.025
Setting for the time multiplier setting to adjust the operating time of the IEC IDMT
characteristic.
I>1 Time Dial
P643, P645 only
1 0 100 0.01
Setting for the time multiplier setting to adjust the operating time of the IEEE/US IDMT
curves.
I>1 K (RI)
P643, P645 only 1 0.1 10 0.05
Setting for the time multiplier to adjust the operating time for the RI curve.
I>1 Reset Char
P643, P645 only
DT DT or Inverse
Setting to determine the type of reset/release characteristic of the IEEE/US curves.
I>1 tRESET
P643, P645 only
0 s 0 100 s 0.01 s
Setting that determines the reset/release time for definite time reset characteristic.
I>2 Function
P643, P645 only
Disabled
Disabled, DT (DT), IEC S Inverse (TMS)
IEC V Inverse (TMS), IEC E Inverse (TMS)
UK LT Inverse (TMS), UK Rectifier (TMS)
RI (K), IEEE M Inverse (TD)
IEEE V Inverse (TD), IEEE E Inverse (TD)
US Inverse (TD), US ST Inverse (TD)
Setting for the tripping characteristic for the second stage overcurrent element.
I>2 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the second stage element.
I>2 Current Set
P643, P645 only 300 A 24 A 1200 A 3 A
Pick-up setting for the second stage overcurrent element.
I>2 Time Delay
P643, P645 only
1 s 0 s 100 s 0.01 s
Setting for the time delay for the definite time setting if selected for the second stage
element.
I>2 TMS
P643, P645 only 1 0.025 1.2 0.025
Setting for the time multiplier setting to adjust the operating time of the IEC IDMT
characteristic.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-23

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERCURRENT 1
I>2 Time Dial
P643, P645 only
1 0.01 100 0.01
Setting for the time multiplier setting to adjust the operating time of the IEEE/US IDMT
curves.
I>2 K (RI)
P643, P645 only 1 0.1 10 0.05
Setting for the time multiplier to adjust the operating time for the RI curve.
I>2 Reset Char
P643, P645 only
DT DT or Inverse
Setting to determine the type of reset/release characteristic of the IEEE/US curves.
I>2 tRESET
P643, P645 only
0 0 100 s 0.01 s
Setting that determines the reset/release time for definite time reset characteristic.
I>3 Status
P643, P645 only
Disabled Enabled or Disabled
Setting to enable or disable the third stage overcurrent element.
I>3 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the overcurrent element.
I>3 Current Set
P643, P645 only
3000 A 24 A 3000 A 3 A
Pick-up setting for third stage overcurrent element.
I>3 Time Delay
P643, P645 only
0 0 100 s 0.01 s
Setting for the operating time-delay for third stage overcurrent element.
I>4 Status
P643, P645 only
Disabled Enabled or Disabled
Setting to enable or disable the fourth stage overcurrent element.
I>4 Direction
P643, P645 only
Non-Directional
Non-directional
Directional Fwd
Directional Rev
This setting determines the direction of measurement for the overcurrent element.
I>4 Current Set
P643, P645 only
3000 A 24 A 3000 A 3 A
Pick-up setting for fourth stage overcurrent element.
I>4 Time Delay
P643, P645 only
0 0 100 s 0.01 s
Setting for the operating time-delay for fourth stage overcurrent element.
I> Char Angle
P643, P645 only
30 deg -95 deg 95 deg 1 deg
Setting for the relay characteristic angle used for the directional decision.
P64x/EN ST/A42 Settings

(ST) 4-24

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERCURRENT 1
I> Function Link
P643, P645 only
1111
Bit 00 = VTS blocks I2>1
Bit 01 = VTS blocks I2>2
Bit 02 = VTS blocks I2>3
Bit 03 = VTS blocks I2>4
Logic Settings that determine whether blocking signals from VT supervision affect certain
overcurrent stages.
1.2.6 Thermal overload
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
THERMAL OVERLOAD
Mont Winding HV HV, LV, TV, Biased Current
An overall through loading picture of the transformer is provided when the monitor winding
is set to Biased Current
Ambient T AVERAGE RTD 1 to 10, CLIO1 to 4, AVERAGE
Ambient temperature.
Amb CLIO Type 4-20 mA 0-1 mA, 0-10 mA, 0-20 mA, 4-20 mA
This setting is available when Ambient T is set to CLIOx.
Amb CLIO Min 0 -9999 9999 0.1
This setting is available when Ambient T is set to CLIOx.
Amb CLIO Max 100 -9999 9999 0.1
This setting is available when Ambient T is set to CLIOx.
Average Amb T 25C -25C 75C 0.1C
This setting is available when Ambient T is set to Average.
Top Oil T CALCULATED RTD 1 to 10, CLIO1 to 4, CALCULATED
The top oil temperature may be calculated by the relay, or it may be measured using RTD
or CLIO inputs.
Top Oil CLIO Typ 4-20 mA 0 3 1
This setting is available when Top Oil T is set to CLIOx.
Top Oil CLIO Min 0 -9999 9999 0.1
This setting is available when Top Oil T is set to CLIOx.
Top Oil CLIO Max 100 -9999 9999 0.1
This setting is available when Top Oil T is set to CLIOx.
IB 1 pu 0.1 pu 4 pu 0.01 pu
The relay uses this setting to calculate the ratio of ultimate load to rated load.
Rated NoLoadLoss 3 0.1 100 0.1
Ratio of load loss at rated load to no-load loss (iron loss). The transformer manufacturer
should provide this parameter.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-25

ST
Setting range
Menu text Default setting
Min Max
Step size
Hot Spot Overtop 25C 0.1C 200C 0.1C
Hottest spot temperature over top oil temperature setting. The transformer manufacturer
should provide this parameter.
Top Oil Overamb 55C 0.1C 200C 0.1C
Top oil temperature over ambient temperature setting. The transformer manufacturer
should provide this parameter.
Winding exp m 0.8 0.01 2 0.01
Winding exponent constant used to calculate the ultimate hot spot rise temperature over
top oil temperature. To set m use the suggested values given in IEEE Std. C57.91-1995
(see the application chapter for suggested values), or ask the transformer manufacturer
for advice.
Oil exp n 0.8 0.01 2 0.01
Oil exponent constant used to calculate the ultimate top oil rise temperature over ambient
temperature. To set n use the suggested values given in IEEE Std. C57.91-1995 (see the
application chapter for suggested values), or ask the transformer manufacturer for advice.
Hot spot rise co 1 min 10 min 20 min 10 min
Winding time constant setting. The transformer manufacturer should provide this
parameter.
Top oil rise co 120 min 1 min 1000 min 1 min
Oil time constant setting. The transformer manufacturer should provide this parameter.
TOL Status Enabled Enabled or Disabled
This setting enables or disables the three hot spot and the three top oil thermal stages.
Hot Spot>1 Set 110C 1C 300C 0.1C
Hot spot first stage setting. The suggested temperature limits given by IEEE Std. C57.91-
1995 may be used to set it. See the application chapter for suggested values.
tHot Spot>1 Set 10 min 0 min 60000 min 0.1 min
Hot spot first stage time delay setting.
Hot Spot>2 Set 130C 1C 300C 0.1C
Hot spot second stage setting. The suggested temperature limits given by IEEE Std.
C57.91-1995 may be used to set it. See the application chapter for suggested values.
tHot Spot>2 Set 10 min 0 min 60000 min 0.1 min
Hot spot second stage time delay setting.
Hot Spot>3 Set 150C 1C 300C 0.1C
Hot spot third stage setting. The suggested temperature limits given by IEEE Std.
C57.91-1995 may be used to set it. See the application chapter for suggested values.
tHot Spot>3 Set 10 min 0 min 60000 min 0.1 min
Hot spot third stage time delay setting.
Top Oil>1 Set 70C 1C 300C 0.1C
Top oil first stage setting. The suggested temperature limits given by IEEE Std. C57.91-
1995 may be used to set it. See the application chapter for suggested values.
tTop Oil>1 Set 10 min 0 min 60000 min 0.1 min
Top oil first stage time delay setting.
P64x/EN ST/A42 Settings

(ST) 4-26

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
Top Oil>2 Set 80C 1C 300C 0.1C
Top oil second stage setting. The suggested temperature limits given by IEEE Std.
C57.91-1995 (may be used to set it. See the application chapter for suggested values.
tTop Oil>2 Set 10 min 0 min 60000 min 0.1 min
Top oil second stage time delay setting.
Top Oil>3 Set 90C 1C 300C 0.1C
Top oil third stage setting. The suggested temperature limits given by IEEE Std. C57.91-
1995 may be used to set it. See the application chapter for suggested values.
tTop Oil>3 Set 10 min 0 min 60000 min 0.1 min
Top oil third stage time delay setting.
tPre-trip Set 5 min 0 min 60000 min 0.1 min
After the tpre-trip timer has expired, a pre-trip alarm is given. This alarm indicates that if
the load remains unchanged a thermal trip will be asserted after the stage timer has
expired.
LOL Status Enabled Enabled or Disabled
Enables or disables the loss of life function
Life Hours at HS 180000 hr 1 hr 300000 hr 1 hr
Life hours at the reference hottest spot temperature. Advice from the transformer
manufacturer may be required.
Designed HS temp 110C 1C 200C 0.1C
The designed hottest spot temperature is 110C for a transformer rated 65C average
winding rise, and 95C for a transformer rated 55C average winding rise.
Constant B Set 15000 1 100000 1
Constant B is associated to the life expectancy curve. It is based on modern experimental
data, and it may be set to 15000 as suggested by IEEE Std. C57.91-1995.
FAA> Set 2 0.1 30 0.01
Aging acceleration factor setting. If the aging acceleration factor calculated by the relay is
above this setting and tFAA has expired, an FAA alarm would be asserted. FAA
calculation depends on constant B and the hottest temperature calculated by the thermal
element.
tFAA> Set 10 min 0 min 60000 min 1 min
Aging acceleration factor timer.
LOL>1 Set 160000 hr 1 hr 300000 hr 1 hr
Transformer loss of life setting. If the life already lost by the transformer is above this
threshold, an LOL alarm would be asserted after tLOL has expired. LOL calculation
depends on the life hours at design hot spot temperature and the calculated residual life.
tLOL> Set 10 min 0 min 60000 min 1 min
Loss of life timer.
Reset Life Hours 0 hr 0 hr 300000 hr 1 hr
Resets the LOL status parameter to the set value when the loss of life reset command is
executed. For new transformers Reset Life Hours is zero, so that when the
commissioning of the thermal element is over, the loss of life statistics calculations are
reset to zero. For old transformers this setting should indicate how much life the
transformer has already lost; therefore, it should be set to the transformer loss of life.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-27

ST
1.2.7 Earth fault protection
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
EARTH FAULT
HV Winding.
IN Input Measured Measured, Derived
Selects measured neutral current or derived neutral current
IN>1 Function IEC S Inverse
Disabled, DT, IEC S Inverse, IEC V Inverse,
IEC E Inverse, UK LT Inverse, RI, IEEE M
Inverse, IEEE V Inverse, IEEE E Inverse, US
Inverse, US ST Inverse, IDG
Tripping characteristic for the first stage earth fault element on the HV winding.
IN>1 Direction Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the first stage HV winding earth fault protection.
IN>1 Current 60 A 24 A 1200 A 3 A
Pick-up setting for the first stage earth fault element of the HV winding.
IN>1 IDG Is 1.5 1 4 0.1
Multiple of IN>1 setting for the IDG curve (Scandinavia), determines the actual relay
current threshold at which the element starts.
IN>1 Time Delay 1 s 0 200 s 0.01 s
Operating time delay setting for the first stage definite time element.
IN>1 TMS 1 0.025 1.2 0.025
Time multiplier setting to adjust the operating time of the IEC IDMT characteristic.
IN>1 Time Dial 1 0.01 100 0.01
Time multiplier setting to adjust the operating time of the IEEE/US IDMT curves.
IN>1 K (RI) 1 0.1 10 0.05
Time multiplier to adjust the operating time for the RI curve.
IN>1 IDG Time 1.2 1 2 0.01
Minimum operating time at high levels of fault current for the IDG curve.
IN>1 Reset Char DT 0 1 1
Type of reset/release characteristic of the IEEE/US curves.
IN>1 tRESET 0 0 100 s 0.01 s
Reset/release time setting for definite time reset characteristic.
IN>2 Function Disabled
Disabled, DT, IEC S Inverse, IEC V Inverse,
IEC E Inverse, UK LT Inverse, RI, IEEE M
Inverse, IEEE V Inverse, IEEE E Inverse, US
Inverse, US ST Inverse, IDG
Tripping characteristic for the second stage earth fault protection.
IN>2 Direction Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the second stage earth fault protection.
P64x/EN ST/A42 Settings

(ST) 4-28

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
EARTH FAULT
IN>2 Current 60 A 24 A 1200 A 3 A
Pick-up setting for the second stage earth fault element on the HV winding.
IN>2 IDG Is 1.5 1 4 0.1
Multiple of IN>2 setting for the IDG curve (Scandinavia), determines the actual relay
current threshold at which the element starts.
IN>2 Time Delay 1 s 0 200 s 0.01 s
Operating time delay setting for the second stage definite time element.
IN>2 TMS 1 0.025 1.2 0.025
Time multiplier setting to adjust the operating time of the IEC IDMT characteristic.
IN>2 Time Dial 1 0.01 100 0.01
Time multiplier setting to adjust the operating time of the IEEE/US IDMT curves.
IN>2 K (RI) 1 0.1 10 0.05
Time multiplier to adjust the operating time for the RI curve.
IN>2 IDG Time 1.2 s 1 s 2 s 0.01 s
Minimum operating time at high levels of fault current for the IDG curve.
IN>2 Reset Char DT DT, Inverse
Type of reset/release characteristic of the IEEE/US curves.
IN>2 tRESET 0 0 100 s 0.01 s
Reset/release time setting for definite time reset characteristic.
IN>3 Status Disabled Enabled or Disabled
Setting to enable or disable the third stage definite time element. If the function is
disabled, all associated settings with the exception of this setting, are hidden.
IN>3 Direction Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the third stage HV winding earth fault protection.
IN>3 Current 150 A 24 A 9600 A 3 A
Pick-up setting for the third stage earth fault element on the HV winding.
IN>3 Time Delay 0 0 200 s 0.01 s
Operating time delay setting for the third stage definite time element.
IN>4 Status Disabled Enabled or Disabled
Setting to enable or disable the fourth stage definite time element. If the function is
disabled, all associated settings with the exception of this setting, are hidden.
IN>4 Direction Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the fourth stage HV winding earth fault protection.
IN>4 Current 150 A 24 A 9600 A 3 A
Pick-up setting for the fourth stage earth fault element on the HV winding.
IN>4 Time Delay 0 0 200 s 0.01 s
Operating time delay setting for the fourth stage definite time element.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-29

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
EARTH FAULT
IN> Func Link
P643, P645 only
1111
Bit 0 = VTS Blocks N>1
Bit 1 = VTS Blocks N>2
Bit 2 = VTS Blocks N>3
Bit 3 = VTS Blocks N>4.
Settings that determine whether VT supervision logic signals block selected earth fault
stages. When set to 1, the VTS operation will block the stage if directionalized. When set
to 0, the stage will revert to non-directional on the operation of the VTS.
IN> DIRECTIONAL P643, P645 only
IN> Char Angle
P643, P645 only
-60 deg -95 deg 95 deg 1 deg
Setting for the relay characteristic angle used for the directional decision.
IN> Pol
P643, P645 only
Zero Sequence Zero Sequence or Neg Sequence
Setting that determines whether the directional function uses zero sequence or negative
sequence voltage polarizing.
IN> VNpol Set
P643, P645 only
5 V 0.5 V 80 V 0.5 V
Setting for the minimum zero sequence voltage polarizing quantity for directional decision
IN> V2pol Set
P643, P645 only
5 V 0.5 V 80 V 0.5 V
Setting for the minimum negative sequence voltage polarizing quantity for directional
decision.
IN> I2pol Set
P643, P645 only
24 A 24 A 300 A 3 A
Setting for the minimum negative sequence current polarizing quantity for directional
decision.
LV Winding.
IN Input Measured Measured or Derived
Selects measured neutral current or derived neutral current
IN>1 Function IEC S Inverse
Disabled, DT, IEC S Inverse, IEC V Inverse,
IEC E Inverse, UK LT Inverse, RI, IEEE M
Inverse, IEEE V Inverse, IEEE E Inverse, US
Inverse, US ST Inverse, IDG
Tripping characteristic for the first stage earth fault protection.
IN>1 Direction
P643, P645 only
Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the first stage LV winding earth fault protection.
IN>1 Current 60 A 24 A 1200 A 3 A
Pick-up setting for the first stage earth fault element on the LV winding.
IN>1 IDG Is 1.5 1 4 0.1
Multiple of IN>1 setting for the IDG curve (Scandinavia), determines the actual relay
current threshold at which the element starts.
P64x/EN ST/A42 Settings

(ST) 4-30

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
EARTH FAULT
IN>1 Time Delay 1 s 0 200 s 0.01 s
Operating time delay setting for the first stage definite time element.
IN>1 TMS 1 0.025 1.2 0.025
Time multiplier setting to adjust the operating time of the IEC IDMT characteristic.
IN>1 Time Dial 1 0.01 100 0.01
Time multiplier setting to adjust the operating time of the IEEE/US IDMT curves.
IN>1 K (RI) 1 0.1 10 0.05
Time multiplier setting to adjust the operating time for the RI curve.
IN>1 IDG Time 1.2 s 1 s 2 s 0.01 s
Minimum operating time at high levels of fault current for the IDG curve.
IN>1 Reset Char DT DT, Inverse
Type of reset/release characteristic of the IEEE/US curves.
IN>1 tRESET 0 0 100 s 0.01 s
Reset/release time setting for definite time reset characteristic.
IN>2 Function Disabled
Disabled, DT, IEC S Inverse, IEC V Inverse,
IEC E Inverse, UK LT Inverse, RI, IEEE M
Inverse, IEEE V Inverse, IEEE E Inverse, US
Inverse, US ST Inverse, IDG
Tripping characteristic for the second stage earth fault protection.
IN>2 Direction
P643, P645 only
Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the second stage LV winding earth fault protection.
IN>2 Current 60 A 24 1200 A 3 A
Pick-up setting for the second stage earth fault element on the LV winding.
IN>2 IDG Is 1.5 1 4 0.1
Multiple of IN>2 setting for the IDG curve (Scandinavia), determines the actual relay
current threshold at which the element starts.
IN>2 Time Delay 1 s 0 200 s 0.01 s
Operating time delay setting for the second stage definite time element.
IN>2 TMS 1 0.025 1.2 0.025
Time multiplier setting to adjust the operating time of the IEC IDMT characteristic.
IN>2 Time Dial 1 0.01 100 0.01
Time multiplier setting to adjust the operating time of the IEEE/US IDMT curves.
IN>2 K (RI) 1 0.1 10 0.05
Time multiplier to adjust the operating time for the RI curve.
IN>2 IDG Time 1.2 s 1 s 2 s 0.01 s
Minimum operating time at high levels of fault current for the IDG curve.
IN>2 Reset Char DT DT, Inverse
Type of reset/release characteristic of the IEEE/US curves.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-31

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
EARTH FAULT
IN>2 tRESET 0 0 100 s 0.01 s
Reset/release time setting for definite time reset characteristic.
IN>3 Status Disabled Enabled or Disabled
Setting to enable or disable the third stage definite time element. If the function is
disabled, all associated settings with the exception of this setting, are hidden.
IN>3 Direction
P643, P645 only
Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the third stage LV winding earth fault protection.
IN>3 Current 150 A 24 A 9600 A 3 A
Pick-up setting for the third stage earth fault element on the LV winding.
IN>3 Time Delay 0 0 200 s 0.01 s
Operating time delay setting for the third stage definite time element.
IN>4 Status Disabled Enabled or Disabled
Setting to enable or disable the fourth stage definite time element. If the function is
disabled, all associated settings with the exception of this setting, are hidden.
IN>4 Direction
P643, P645 only
Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the fourth stage LV winding earth fault protection.
IN>4 Current 150 A 24 A 9600 A 3 A
Pick-up setting for the fourth stage earth fault element on the LV winding.
IN>4 Time Delay 0 0 200 s 0.01 s
Operating time delay setting for the fourth stage definite time element.
IN> Func Link
P643, P645 only
1111
Bit 0 = VTS Blocks N>1
Bit 1 = VTS Blocks N>2
Bit 2 = VTS Blocks N>3
Bit 3 = VTS Blocks N>4.
Settings that determine whether VT supervision logic signals block selected earth fault
stages. When set to 1, the VTS operation will block the stage if directionalized. When set
to 0, the stage will revert to non-directional on the operation of the VTS.
IN> DIRECTIONAL
P643, P645 only
IN> Char Angle
P643, P645 only
-60 deg -95 deg 95 deg 1 deg
Setting for the relay characteristic angle used for the directional decision.
IN> Pol
P643, P645 only
Zero Sequence Zero Sequence or Neg. Sequence
Setting that determines whether the directional function uses zero sequence or negative
sequence voltage polarizing.
IN> VNpol Set
P643, P645 only
5 V 0.5 V 80 V 0.5 V
Setting for the minimum zero sequence voltage polarizing quantity for directional decision
P64x/EN ST/A42 Settings

(ST) 4-32

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
EARTH FAULT
IN> V2pol Set
P643, P645 only
5 0.5 V 25 V 0.5 V
Setting for the minimum negative sequence voltage polarizing quantity for directional
decision.
IN> I2pol Set
P643, P645 only
24 A 24 A 300 A 3 A
Setting for the minimum negative sequence current polarizing quantity for directional
Decision.
TV Winding. P643 and P645 only.
IN Input Measured Measured or Derived
Selects measured neutral current or derived neutral current
IN>1 Function IEC S Inverse
Disabled, DT, IEC S Inverse, IEC V Inverse,
IEC E Inverse, UK LT Inverse, RI, IEEE M
Inverse, IEEE V Inverse, IEEE E Inverse, US
Inverse, US ST Inverse, IDG
Tripping characteristic for the first stage earth fault protection.
IN>1 Direction Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the first stage TV winding earth fault protection.
IN>1 Current 60 A 24 A 1200 A 3 A
Pick-up setting for the first stage earth fault element on the TV winding.
IN>1 IDG Is 1.5 1 4 0.1
Multiple of IN>1 setting for the IDG curve (Scandinavia), determines the actual relay
current threshold at which the element starts.
IN>1 Time Delay 1 s 0 200 s 0.01 s
Operating time delay setting for the first stage definite time element.
IN>1 TMS 1 0.025 1.2 0.025
Time multiplier setting to adjust the operating time of the IEC IDMT characteristic.
IN>1 Time Dial 1 0.01 100 0.01
Time multiplier setting to adjust the operating time of the IEEE/US IDMT curves.
IN>1 K (RI) 1 0.1 10 0.05
Time multiplier to adjust the operating time for the RI curve.
IN>1 IDG Time 1.2 1 2 0.01
Minimum operating time at high levels of fault current for the IDG curve.
IN>1 Reset Char DT DT, Inverse
Type of reset/release characteristic of the IEEE/US curves.
IN>1 tRESET 0 0 100 s 0.01 s
Reset/release time setting for definite time reset characteristic.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-33

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
EARTH FAULT
IN>2 Function Disabled
Disabled, DT, IEC S Inverse, IEC V Inverse,
IEC E Inverse, UK LT Inverse, RI, IEEE M
Inverse, IEEE V Inverse, IEEE E Inverse, US
Inverse, US ST Inverse, IDG
Tripping characteristic for the second stage earth fault protection.
IN>2 Direction Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the second stage TV winding earth fault protection.
IN>2 Current 60 A 24 A 1200 A 3 A
Pick-up setting for the second stage earth fault element on the TV winding.
IN>2 IDG Is 1.5 1 4 0.1
Multiple of IN>2 setting for the IDG curve (Scandinavia), determines the actual relay
current threshold at which the element starts.
IN>2 Time Delay 1 s 0 200 s 0.01 s
Operating time delay setting for the second stage definite time element.
IN>2 TMS 1 0.025 1.2 0.025
Time multiplier setting to adjust the operating time of the IEC IDMT characteristic.
IN>2 Time Dial 1 0.01 100 0.01
Time multiplier setting to adjust the operating time of the IEEE/US IDMT curves.
IN>2 K (RI) 1 0.1 10 0.05
Time multiplier to adjust the operating time for the RI curve.
IN>2 IDG Time 1.2 s 1 s 2 s 0.01 s
Minimum operating time at high levels of fault current for the IDG curve.
IN>2 Reset Char DT DT, Inverse
Type of reset/release characteristic of the IEEE/US curves.
IN>2 tRESET 0 0 100 s 0.01 s
Reset/release time setting for definite time reset characteristic.
IN>3 Status Disabled Enabled or Disabled
Setting to enable or disable the third stage definite time element. If the function is
disabled, all associated settings with the exception of this setting, are hidden.
IN>3 Direction Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the third stage TV winding earth fault protection.
IN>3 Current 150 A 24 A 9600 A 3 A
Pick-up setting for the third stage earth fault element on the TV winding.
IN>3 Time Delay 0 0 200 s 0.01 s
Operating time delay setting for the third stage definite time element.
IN>4 Status Disabled Enabled or Disabled
Setting to enable or disable the fourth stage definite time element. If the function is
disabled, all associated settings with the exception of this setting, are hidden.
P64x/EN ST/A42 Settings

(ST) 4-34

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
EARTH FAULT
IN>4 Direction Non-Directional
Non-directional, Directional forward,
Directional reverse.
Direction setting for the fourth stage TV winding earth fault protection.
IN>4 Current 150 A 24 A 9600 A 3 A
Pick-up setting for the fourth stage earth fault element on the TV winding.
IN>4 Time Delay 0 0 200 s 0.01 s
Operating time delay setting for the fourth stage definite time element.
IN> Func Link 1111
Bit 0 = VTS Blocks N>1
Bit 1 = VTS Blocks N>2
Bit 2 = VTS Blocks N>3
Bit 3 = VTS Blocks N>4.
Settings that determine whether VT supervision logic signals block selected earth fault
stages. When set to 1, the VTS operation will block the stage if directionalized. When set
to 0, the stage will revert to non-directional on the operation of the VTS.
IN> DIRECTIONAL
IN> Char Angle -60 deg -95 deg 95 deg 1 deg
Setting for the relay characteristic angle used for the directional decision.
IN> Pol Zero Sequence Zero Sequence or Neg. Sequence
Setting that determines whether the directional function uses zero sequence or negative
sequence voltage polarizing.
IN> VNpol Set 5 V 0.5 V 80 V 0.5 V
Setting for the minimum zero sequence voltage polarizing quantity for directional decision.
IN> V2pol Set 5 V 0.5 V 25 V 0.5 V
Setting for the minimum negative sequence voltage polarizing quantity for directional
decision.
IN> I2pol Set 24 A 24 A 300 A 3 A
Setting for the minimum negative sequence current polarizing quantity for directional
decision.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-35

ST
1.2.8 TF monitoring protection
Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
TF MONITORING
Through Fault Enabled Enabled or Disabled
Enables or disables monitoring of through faults.
Monitored Input HV HV, LV, TV
Selects the input winding to be monitored.
TF I> Trigger 1 pu 0.08 pu 20 pu 0.01 pu
A through fault event is recorded if any of the phase currents is larger than this setting.
TF I2t> Alarm 800 A
2
s 0 50000 A
2
s 1 A
2
s
An alarm is asserted if the maximum cumulative I
2
t in the three phases exceeds this
setting.
1.2.9 Residual overvoltage (Neutral Voltage Displacement)
The P64x relays have a two-stage neutral voltage displacement (NVD) element. Each stage
has separate voltage and time delay settings. Stage 1 can be set to operate on either an
IDMT or DT characteristic, while stage 2 can be set to DT only.
Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
RESIDUAL OVERVOLTAGE NVD
VN>1 Function DT Disabled, DT, IDMT
Setting for the tripping characteristic of the first stage residual overvoltage element.
VN>1 Voltage Set
5 to 20 V for 110 to
440 V respectively
1 to 4 V for
110 to 440 V
respectively
80 to 320 V
for 110 to
440 V
respectively
1 V
Pick-up setting for the first stage residual overvoltage characteristic.
VN>1 Time Delay 5 s 0 100 s 0.01 s
Operating time delay setting for the first stage definite time residual overvoltage element.
VN>1 TMS 1 0.5 100 0.5
Time multiplier setting to adjust the operating time of the IDMT characteristic. The
characteristic is defined as follows:
t = K / ( M 1)
where: K = Time multiplier setting
t = Operating time in seconds
M = Derived residual voltage/relay setting voltage (VN> Voltage Set)
VN>1 tReset 0 0 100 s 0.01 s
Setting to determine the reset or release definite time for the first stage characteristic
VN>2 Status Disabled Enabled or Disabled
Setting to enable or disable the second stage definite time residual overvoltage element.
P64x/EN ST/A42 Settings

(ST) 4-36

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
VN>2 Voltage Set 10 V
1 to 4 V for
110 to 440 V
80 to 320 V
for 110 to
440 V
1 V
Pick-up setting for the second stage residual overvoltage element.
VN>2 Time Delay 10 s 0 100 s 0.01 s
Operating time delay for the second stage residual overvoltage element.
1.2.10 Overfluxing
The P64x relays have four-stage overfluxing elements. The P642 has one overfluxing
element and the P643 and P645 may have up to two overfluxing elements. The element
measures the ratio of voltage, (VAB), to frequency (V/Hz) and operates when this ratio
exceeds the setting. The higher the voltage-to-frequency ratio, the greater the magnetizing
current that would lead to heating and possible isolation failure. One stage can be set to
operate with a definite time or inverse time delay (IDMT), this stage can be used to provide
the protection trip output. When the flux level drops below pickup, the reset timer starts.
The different stages can be combined to create a multi-stage V/Hz trip characteristic using
PSL.
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERFLUXING
Volts/Hz Overfluxing element W1. P643 and P645 only if the optional three-phase VT is
available.
V/HZ Alm Status Enable Enabled or Disabled
Enables or disables the V/Hz alarm element.
V/HZ Alm Set 2.31 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz element.
V/Hz Alarm Delay 10 s 0 6000 s 0.1 s
Operating time delay setting of the V/Hz alarm element.
V/Hz>1 Status Enable Enabled or Disabled
Enables or disables the V/Hz first stage trip element.
V/Hz>1 Function DT DT or IDMT
Tripping characteristic setting of the V/Hz first stage trip element.
V/Hz>1 Trip Set 2.42 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz first stage trip element.
V/Hz>1 Trip TMS 0.1 0.01 12 0.01
Setting for the time multiplier setting to adjust the operating time of the IDMT
characteristic.
V/Hz>1 Delay 60 s 0 6000 s 0.1 s
Operating time-delay setting of the V/Hz first stage trip element.
V/Hz>1 tReset 0 0 6000 s 0.1 s
Reset function so the user can reset overfluxing after injection testing.
V/Hz>2 Status Enable Enabled or Disabled
Enables or disables the V/Hz second stage trip element.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-37

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERFLUXING
V/Hz>2 Trip Set 2.64 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz second stage trip element.
V/Hz>2 Delay 3 s 0 6000 s 0.1 s
Operating time delay setting of the V/Hz alarm element.
V/Hz>3 Status Enable Enabled or Disabled
Enables or disables the V/Hz third stage trip element.
V/Hz>3 Trip Set 2.86 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz third stage trip element.
V/Hz>3 Delay 2.00 s 0 6000 s 0.1 s
Operating time delay setting of the V/Hz alarm element.
V/Hz>4 Status Enable Enabled or Disabled
Enables or disables the V/Hz fourth stage trip element.
V/Hz>4 Trip Set 3.08 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz fourth stage trip element.
V/Hz>4 Delay 1.00 s 0 6000 s 0.1 s
Operating time delay setting of the V/Hz alarm element.
TPre-trip Alarm 200 s 1 6000 s 0.1 s
Pre-trip alarm time delay.
Volts/Hz Overfluxing element W2. P642, P643 and P645
V/HZ Alm Status Enable Enabled or Disabled
Enables or disables the V/Hz alarm element.
V/HZ Alm Set 2.31 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz element.
V/Hz Alarm Delay 10 s 0 6000 s 0.1 s
Operating time delay setting of the V/Hz alarm element.
V/Hz>1 Status Enable Enabled or Disabled
Enables or disables the V/Hz first stage trip element.
V/Hz>1 Function DT DT or IDMT
Tripping characteristic setting of the V/Hz first stage trip element.
V/Hz>1 Trip Set 2.42 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz first stage trip element.
V/Hz>1 Trip TMS 0.1 0.01 12 0.01
Setting for the time multiplier setting to adjust the operating time of the IDMT
characteristic.
V/Hz>1 Delay 60 s 0 6000 s 0.1 s
Operating time delay setting of the V/Hz alarm element.
P64x/EN ST/A42 Settings

(ST) 4-38

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min Max
Step size
GROUP 1:
OVERFLUXING
V/Hz>1 tReset 0 0 6000 s 0.1 s
Reset function so the user can reset overfluxing after injection testing.
V/Hz>2 Status Enable Enabled or Disabled
Enables or disables the V/Hz second stage trip element.
V/Hz>2 Trip Set 2.64 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz second stage trip element.
V/Hz>2 Delay 3 s 0 6000 s 0.1 s
Operating time delay setting of the V/Hz alarm element.
V/Hz>3 Status Enable Enabled or Disabled
Enables or disables the V/Hz third stage trip element.
V/Hz>3 Trip Set 2.86 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz third stage trip element.
V/Hz>3 Delay 2.00 s 0 6000 s 0.1 s
Operating time delay setting of the V/Hz alarm element.
V/Hz>4 Status Enable Enabled or Disabled
Enables or disables the V/Hz fourth stage trip element.
V/Hz>4 Trip Set 3.08 V/Hz 1.5 V/Hz 3.5 V/Hz 0.01 V/Hz
Pick-up setting for the V/Hz fourth stage trip element.
V/Hz>4 Delay 1.0 s 0 6000 s 0.1 s
Operating time delay setting of the V/Hz alarm element.
TPre-trip alarm 200 s 1 6000 s 0.1 s
Pre-trip alarm time delay.
1.2.11 Voltage protection
The three-phase VT input should be available in order to have the voltage function. The
undervoltage and overvoltage protection used in the P64x relays has two independent
stages. Two stages are included to provide both alarm and trip stages, where required.
These can be configured to measure either phase-to-phase or phase-to-neutral. The
undervoltage stages can be blocked by a Poledead setting (CB open).
Stage 1 has time-delayed characteristics and can be selected as IDMT, DT or Disabled.
Stage 2 is DT only and is enabled or disabled in the V<2 status cell.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-39

ST
Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
VOLTAGE PROTECTION. P643 and P645 only
if the optional three-phase VT input is available.
Undervoltage
V< Measur't Mode Phase-Neutral Phase-phase or Phase-neutral
Sets the measured input voltage used for the undervoltage elements.
V< Operate Mode Any Phase Any phase or Three-phase
Determines whether any phase or all three phases must satisfy the undervoltage criteria
before a decision is made.
V<1 Function DT IDMT, DT or Disabled
Tripping characteristic for the first stage undervoltage function.
The IDMT characteristic available on the first stage is defined by the following formula:
t = K / (1 - M)
Where:
K = Time multiplier setting
t = Operating time in seconds
M = Measured voltage/relay setting voltage (V< Voltage Set)
V<1 Voltage Set 50 V 10 V 120 V 1 V
Sets the pick-up setting for the first stage undervoltage element.
V<1 Time Delay 10 s 0 100 s 0.01 s
Sets the operating time-delay for the first stage definite time undervoltage element.
V<1 TMS 1 0.05 100 0.05
Sets the time multiplier setting to adjust the operating time of the IEC IDMT characteristic.
V<1 Poledead Inh Enabled Enabled or Disabled
If the setting is enabled, the relevant stage is inhibited by the pole dead logic. This logic
produces an output when it detects either an open circuit breaker through auxiliary
contacts feeding the relay opto inputs, or it detects a combination of both undercurrent and
undervoltage on any one phase. It allows the undervoltage protection to reset when the
circuit breaker opens to cater for line or bus side VT applications.
V<2 Status Disabled Enabled or Disabled
Enables or disables the second stage undervoltage element.
V<2 Voltage Set 38 V 10 V 120 V 1 V
Sets the pick-up setting for the second stage undervoltage element.
V<2 Time Delay 5 s 0 100 s 0.01 s
Sets the operating time-delay for the second stage definite time undervoltage element.
V<2 Poledead Inh Enabled 0 1 1
Overvoltage
V> Measur't Mode Phase-Phase Phase-phase or Phase-neutral
Sets the measured input voltage used for the overvoltage elements.
V> Operate Mode Any Phase Any phase or Three-phase
Determines whether any phase or all three phases must satisfy the overvoltage criteria
before a decision is made.
P64x/EN ST/A42 Settings

(ST) 4-40

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
VOLTAGE PROTECTION. P643 and P645 only
if the optional three-phase VT input is available.
V>1 Function DT IDMT, DT or Disabled
Tripping characteristic for the first stage overvoltage element.
The IDMT characteristic available on the first stage is defined by the following formula:
t = K / (M - 1)
Where:
K = Time multiplier setting
t = Operating time in seconds
M = Measured voltage/relay setting voltage (V<> Voltage Set)
V>1 Voltage Set 130 V 60 V 185 V 1 V
Sets the pick-up setting for the first stage overvoltage element.
V>1 Time Delay 10 s 0 100 s 0.01 s
Sets the operating time-delay for the first stage definite time overvoltage element.
V>1 TMS 1 0.05 100 0.05
Sets the time multiplier to adjust the operating time of the IEC IDMT characteristic.
V>2 Status Disabled Enabled or Disabled
Enables or disables the second stage overvoltage element.
V>2 Voltage Set 150 V 60 V 185 V 1 V
Sets the pick-up setting for the second stage overvoltage element.
V>2 Time Delay 0.5 s 0 100 s 0.01 s
Sets the operating time-delay for the second stage definite time overvoltage element.
1.2.12 Frequency protection
The relay includes 4 stages of underfrequency and 2 stages of overfrequency protection to
help load shedding and subsequent restoration.
Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
FREQ PROTECTION
UNDER FREQUENCY
F<1 Status Enabled Enabled or Disabled
Enables or disables the first stage underfrequency element.
F<1 Setting 49.5 Hz 46 Hz 65 Hz 0.01 Hz
Determines the pick-up threshold for the first stage underfrequency element.
F<1 Time Delay 4 s 0 100 s 0.01 s
Determines the minimum operating time-delay for the first stage underfrequency element.
F<2 Status Disabled Enabled or Disabled
Enables or disables the second stage underfrequency element.
F<2 Setting 49 Hz 46 Hz 65 Hz 0.01 Hz
Determines the pick-up threshold for the second stage underfrequency element.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-41

ST
Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
FREQ PROTECTION
F<2 Time Delay 3 s 0 100 s 0.01 s
Determines the minimum operating time-delay for the second stage underfrequency
element.
F<3 Status Disabled Enabled or Disabled
Enables or disables the third stage underfrequency element.
F<3 Setting 48.5 Hz 46 Hz 65 Hz 0.01 Hz
Determines the pick-up threshold for the third stage underfrequency element.
F<3 Time Delay 2 s 0 100 s 0.01 s
Determines the minimum operating time-delay for the third stage underfrequency element.
F<4 Status Disabled Enabled or Disabled
Determines the pick-up threshold for the fourth stage underfrequency element.
F<4 Setting 48 Hz 46 Hz 65 Hz 0.01 Hz
Enables or disables the fourth stage underfrequency element.
F<4 Time Delay 1 s 0 100 s 0.01 s
Determines the minimum operating time-delay for the fourth stage underfrequency
element.
OVER FREQUENCY
F>1 Status Enabled Enabled or Disabled
Enables or disables the first stage overfrequency element.
F>1 Setting 50.5 Hz 46 Hz 65 Hz 0.01 Hz
Determines the pick-up threshold for the first stage overfrequency element.
F>1 Time Delay 2 s 0 100 s 0.01 s
Determines the minimum operating time-delay for the first stage overfrequency element.
F>2 Status Disabled Enabled or Disabled
Enables or disables the second stage overfrequency element.
F>2 Setting 51 Hz 46 Hz 65 Hz 0.01 Hz
Determines the pick-up threshold for the second stage overfrequency element.
F>2 Time Delay 1 s 0 100 s 0.01 s
Determines the minimum operating time-delay for the second stage overfrequency
element.
P64x/EN ST/A42 Settings

(ST) 4-42

MiCOM P642, P643, P645

ST
1.2.13 Resistor temperature device (RTD) protection
The P642/3/5 relays provide temperature protection from 10 PT100 resistor temperature
devices (RTD). Each RTD has a definite time trip and alarm stage.

Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
RTD PROTECTION
Select RTD 0000000000
Bit 0 - Select RTD 1
Bit 1 - Select RTD 2
Bit 2 - Select RTD 3
Bit 3 - Select RTD 4
Bit 4 - Select RTD 5
Bit 5 - Select RTD 6
Bit 6 - Select RTD 7
Bit 7 - Select RTD 8
Bit 8 - Select RTD 9
Bit 9 - Select RTD 10
N/A
10-bit setting to enable or disable the 10 RTDs. For each bit 1 = Enabled, 0 = Disabled.
RTD 1 Alarm Set 80C 0C 200C 1C
Temperature setting for the RTD 1 alarm element.
RTD 1 Alarm Dly 10 s 0 100 s 1 s
Operating time delay setting for the RTD 1 alarm element.
RTD 1 Trip Set 85C 0C 200C 1C
Temperature setting for the RTD 1 trip element.
RTD 1 Trip Dly 1 s 0 100 s 1 s
Operating time delay setting for the RTD 1 alarm element.
RTD 2-10 Alarm and Trip Settings are the same as RTD1.
1.2.14 Contact breaker fail protection
Current-based protection: the reset condition depends on undercurrent to determine whether
the CB has opened.
Non current-based protection: the reset criteria can be selected from a setting to determine a
CB Failure.
Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
CONTACT BREAKER FAIL
I< Current Set 10% 5% 400% 1%

CB Fail 1 Status Enabled Enabled or disabled
Enables or disables the first stage of the circuit breaker function.
CB1 Fail Timer tBF1 0.05 s 0 s 10 s 0.01 s
Circuit breaker fail timer setting for stage 1, for which the initiating condition must be valid.
CB Fail 2 Status Enabled Enabled or disabled
Enables or disables the second stage of the circuit breaker function.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-43

ST
Setting range
Menu text Default setting
Min. Max.
Step size
CB2 Fail Timer tBF2 0.2 s 0 s 10 s 0.01 s
Circuit breaker fail timer setting for stage 2, for which the initiating condition must be valid.
CBF Non I Reset CB Open & I< I< Only, CB Open & I<, Prot Reset & I<
Setting which determines the elements that reset the circuit breaker fail time for non
current-based protection functions (such as voltage and frequency) initiating circuit
breaker fail conditions.
CBF Ext Reset CB Open & I< I< Only, CB Open & I<, Prot Reset & I<
Setting which determines the elements that reset the circuit breaker fail time for external
protection functions initiating circuit breaker fail conditions.
1.2.15 VT and CT supervision
The VTS feature in the relay operates when it detects a negative phase sequence (NPS)
voltage when there is no negative phase sequence current. This gives operation, for the
loss of one or two-phase voltages. Stability of the VTS function is assured during system
fault conditions by the presence of the NPS current. The use of negative sequence
quantities ensures correct operation even where three-limb or V-connected VTs are used.
If all three-phase voltages to the relay are lost, there are no negative phase sequence
quantities to operate the VTS function, and the three-phase voltages collapse. If this is
detected without a corresponding change in any of the phase current signals (which would
indicate a fault), a VTS condition is raised. In practice, the relay detects superimposed
current signals, which are changes in the current applied to the relay.
If a VT is inadvertently left isolated before line energization, voltage-dependent elements
may operate incorrectly. The previous VTS element detected 3-phase VT failure due to the
absence of all three phase voltages with no corresponding change in current. However, on
line energization there is a change in current, for example, due to load or line charging
current. An alternative method of detecting 3-phase VT failure is therefore required on line
energization.
The absence of measured voltage on all three phases on line energization can be as a result
of two conditions. The first is a 3-phase VT failure and the second is a close-up 3-phase
fault. The first condition would require blocking of the voltage dependent function and the
second would require tripping. To differentiate between these two conditions an overcurrent
level detector (VTS > Inhibit) is used to prevent a VTS block from being issued if it operates.
This element should be set in excess of any non-fault based currents on line energization
(load, line charging current, transformer inrush current if applicable) but below the level of
current produced by a close-up 3-phase fault. If the line is closed where a 3-phase VT failure
is present, the overcurrent detector does not operate and a VTS block is applied. Closing
onto a 3-phase fault results in operation of the overcurrent detector and prevents a VTS
block from being applied.
This logic is only enabled during a live line condition to prevent operation under dead system
conditions. A live line condition is indicated by the relays pole dead logic. Dead system
conditions are where no voltage is present and the VTS > Inhibit overcurrent element is not
picked up.
Differential CTS is based on measurement of the ratio of I2 and I1 at all ends. When this
ratio is not zero, either the system has an unbalanced fault or there is a 1 or 2 phase CT
problem. In both cases, both I2 and I1 are non-zero.
If the ratio of I2 and I1 is detected at all ends, it is almost certainly a genuine fault condition
and CTS is prevented from operating. If this ratio is detected at only one end, it could be
either a CT problem or a single end-fed fault condition. I1 is therefore detected to determine
whether it is a CT problem or not.
If I1 is detected at all ends, it must be CT problem and CTS is allowed to operate. If I1 is
detected at only one end, it is either an inrush condition or a single end-fed internal fault,
therefore the CTS operation is blocked.
P64x/EN ST/A42 Settings

(ST) 4-44

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
SUPERVISION
VT supervision. P643 and P645 only when the optional three-phase VT input is available.
VTS Status Indication Blocking, Indication, Disabled
This setting determines whether the following operations occur on detection of VTS.
VTS logic disabled, when set to disabled.
VTS set to provide alarm indication only, when set to indication.
Optional blocking of voltage-dependent protection elements, when set to blocking.
Optional conversion of directional overcurrent elements to non-directional protection
(available when set to blocking mode only). These settings are in the function links cell of
the relevant protection element columns in the menu.
VTS Reset Mode Manual Manual, Auto
The VTS block is latched after the user-settable VTS Time Delay. Once the signal has
latched, two methods of resetting are available. The first is manually using the front panel
interface (or remote communications). The second is in Auto mode, provided the VTS
condition has been removed and the 3-phase voltages have been restored above the
phase level detector settings for more than 240 ms.
VTS Time Delay 5 s 1 s 10 s 0.1 s
Operating time delay setting of the VTS element on detection of a voltage supervision
condition.
VTS I> Inhibit 10 pu 0.08 pu 32 pu 0.01 pu
This overcurrent setting inhibits the voltage transformer supervision if all three phase
voltages are lost, caused by a close-up 3-phase fault on the system after the CB is closed
to energize the line. In a P643, this setting is always referred to CT1, CT2 or CT3 if the VT
is located in the HV, TV or LV windings respectively. In a P645, this setting is always
referred to CT1, CT3 or CT5 if the VT is located in the HV, TV or LV windings respectively.
VTS I2> Inhibit 0.05 pu 0.05 pu 0.5 pu 0.01 pu
This NPS overcurrent setting inhibits the voltage transformer supervision if a fault occurs
on the system with negative sequence current above this setting. In a P643, this setting is
always referred to CT1, CT2 or CT3 if the VT is located in the HV, TV or LV windings
respectively. In a P645, this setting is always referred to CT1, CT3 or CT5 if the VT is
located in the HV, TV or LV windings respectively.
CT supervision. P642, 3, 5.
Diff CTS Enable Enable, Disable
Enables or disables the CTS function.
CTS Status Restrain Indication, Restrain
In Indication mode, the CTS alarm is issued without delay when a CT failure is detected.
In restrain mode, the differential protection is desensitised to the Is-CTS setting.
CTS Time delay 2 s 0 s 10 s 0.1 s
Determines the operating time delay of the element on detection of a current transformer
supervision condition.
CTS I1 10% 5% 100% 1%
Set release threshold.
CTS I2/I1>1 5% 5% 100% 1%
Low set ratio of negative to positive sequence current.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-45

ST
Setting range
Menu text Default setting
Min. Max.
Step size
CTS I2/I1>2 40% 5% 100% 1%
High set ratio of negative to positive sequence current.
1.2.16 Input labels
Menu text Default setting Setting range Step size
GROUP 1:
INPUT LABELS
Opto Input 1 to 12 Input L1 16 character text, 32 to 163
P642, 643 and 645. Text label to describe each individual opto input. This text is
displayed in the programmable scheme logic and event record description of the opto
input.
Opto Input 13 to 24 Input L13 to L24 16 Character Text
P643 and P645. Text label to describe each individual opto input. This text is displayed in
the programmable scheme logic and event record description of the opto input.
1.2.17 Output labels
Menu text Default setting Setting range Step size
GROUP 1:
OUTPUT LABELS
Relay 1 Output R1 16 Character Text
P642, 643 and 645. Text label to describe each individual relay output contact. This text
is displayed in the programmable scheme logic and event record description of the relay
output contact.
Relay 13 to 24 Output R13 to R24 16 Character Text
P643 and P645. Text label to describe each individual relay output contact. This text is
displayed in the programmable scheme logic and event record description of the relay
output contact.
1.2.18 RTD labels
Menu text Default setting Setting range Step size
GROUP 1:
RTD LABELS
RTD 1 to 10 RTD 1 to 10 16 Character Text
Text label to describe each individual RTD. This text is displayed in the Measurements 3
menu and fault records for the description of the RTDs.
P64x/EN ST/A42 Settings

(ST) 4-46

MiCOM P642, P643, P645

ST
1.2.19 Current loop inputs and outputs (CLIO) protection
Four analog or current loop inputs are provided for transducers with ranges of 0 to 1 mA,
0 to 10 mA, 0 to 20 mA or 4 to 20 mA. The analog inputs can be used for various
transducers such as vibration monitors, tachometers, pressure and temperature transducers.
Associated with each input there are two protection stages, one for alarm and one for trip.
Each stage can be individually enabled or disabled, and each stage has a Definite Time
delay setting. The Alarm and Trip stages can be set for operation when the input value falls
below the Alarm/Trip threshold Under or when the input current is above the input value
Over. The 4 to 20 mA input has an undercurrent alarm element which can be used to
indicate a fault with the transducer or wiring.

There are four analog current outputs with ranges of 0 to 1 mA, 0 to 10 mA, 0 to 20 mA or
4 to 20 mA, which can reduce the need for separate transducers. These outputs can be fed
to standard moving coil ammeters for analog measurements or to a SCADA system using an
existing analog RTU.

Setting range
Menu text Default setting
Min. Max.
Step size
GROUP 1:
CLIO PROTECTION
CLIO Input 1 Enabled Enabled or Disabled
Enables or disables the current loop (transducer) input 1 element.
CLI1 Input Type 4 to 20 mA
0 to 1 mA, 0 to 10 mA, 0 to 20 mA,
4 to 20 mA
Current loop 1 input type.
CLI1 Input Label CLIO Input 1 16 characters
Current loop 1 input description. The minimum and maximum settings define the range but
they have no units. The user can use the label to enter the transducer function and unit of
measurement.
CLI1 Minimum 0 -9999 9999 0.1
Current loop input 1 minimum setting. Defines the lower range of the physical or electrical
quantity measured by the transducer.
CLI1 Maximum 100 -9999 9999 0.1
Current loop input 1 maximum setting. Defines the upper range of the physical or electrical
quantity measured by the transducer.
CLI1 Alarm Disabled Enabled or Disabled
Enables or disables the current loop input 1 alarm element.
CLI1 Alarm Fn Over Over or Under
Operating mode of the current loop input 1 alarm element.
CLI1 Alarm Set 50
Min. (CLI1
Min., Max.)
Max. (CLI1
Min., Max.)
0.1
Pick-up setting for the current loop input 1 alarm element.
CLI1 Alarm Delay 1 s 0 100 s 0.1 s
Operating time-delay setting of current loop input 1 alarm element.
CLI1 Trip Disabled Enabled or Disabled
Pick-up setting for the current loop input 1 trip element.
CLI1 Trip Fn Over Over or Under
Operating mode of the current loop input 1 alarm element.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-47

ST
Setting range
Menu text Default setting
Min. Max.
Step size
CLI1 Trip Set 60
Min. (CLI1
Min., Max.)
Max. (CLI1
Min., Max.)
0.1
Pick-up setting for the current loop input 1 trip element.
CLI1 Trip Delay 0 s 0 100 s 0.1 s
Operating mode of the current loop input 1 trip element.
CLI1 I< Alarm Disabled Enabled or Disabled
Enables or disables the current loop input 1 undercurrent element used to supervise the
4-20 mA input only.
CLI1 I< Alm Set 3.5 mA 0 4 mA 0.1 mA
Pick-up setting for the current loop input 1 undercurrent element. (4 - 20 mA input only).
CLI2/3/4 settings are the same as CLI1
CLIO Output 1 Disabled Enabled or Disabled
Enable or disables the current loop (transducer) output 1 element.
CLO1 Output Type 4 to 20 mA
0 to 1 mA, 0 to 10 mA, 0 to 20 mA,
4 to 20 mA
Current loop 1 output type
CLO1 Set Values Primary Primary or Secondary
This setting controls if the measured values from current loop output 1 are Primary or
Secondary values.
CLO1 Parameter IA Magnitude
A list of parameters are shown in the
following table
This setting defines the measured quantity assigned to current loop output 1.
CLO1 Minimum See following table
Range, step size and unit corresponds to
the selected parameter in the following
table
Current loop output 1 minimum setting. Defines the lower range of the measurement.
CLO1 Maximum See following table
Range, step size and unit corresponds to
the selected parameter in the following
table
Current loop output 1 maximum setting. Defines the upper range of the measurement.
CLO2/3/4 settings are the same as CLO1
The CLIO output measurements are updated using a software timer every 50 ms. The CLIO
protection is called every cycle (20 ms).
Current loop output parameters are shown in the following table:
Current loop output
measurement
Unit Min. Max. Step
Default
min.
Default
max.
IA-1 Magnitude A 0 4800 3 0 360
IB-1 Magnitude A 0 4800 3 0 360
IC-1 Magnitude A 0 4800 3 0 360
IA-2 Magnitude A 0 4800 3 0 360
IB-2 Magnitude A 0 4800 3 0 360
IC-2 Magnitude A 0 4800 3 0 360
IA-3 Magnitude A 0 4800 3 0 360
P64x/EN ST/A42 Settings

(ST) 4-48

MiCOM P642, P643, P645

ST
Current loop output
measurement
Unit Min. Max. Step
Default
min.
Default
max.
IB-3 Magnitude A 0 4800 3 0 360
IC-3 Magnitude A 0 4800 3 0 360
IA-4 Magnitude A 0 4800 3 0 360
IB-4 Magnitude A 0 4800 3 0 360
IC-4 Magnitude A 0 4800 3 0 360
IA-5 Magnitude A 0 4800 3 0 360
IB-5 Magnitude A 0 4800 3 0 360
IC-5 Magnitude A 0 4800 3 0 360
I1-1 Magnitude A 0 4800 3 0 360
I2-1 Magnitude A 0 4800 3 0 360
I0-1 Magnitude A 0 4800 3 0 360
I1-2 Magnitude A 0 4800 3 0 360
I2-2 Magnitude A 0 4800 3 0 360
I0-2 Magnitude A 0 4800 3 0 360
I1-3 Magnitude A 0 4800 3 0 360
I2-3 Magnitude A 0 4800 3 0 360
I0-3 Magnitude A 0 4800 3 0 360
I1-4 Magnitude A 0 4800 3 0 360
I2-4 Magnitude A 0 4800 3 0 360
I0-4 Magnitude A 0 4800 3 0 360
I1-5 Magnitude A 0 4800 3 0 360
I2-5 Magnitude A 0 4800 3 0 360
I0-5 Magnitude A 0 4800 3 0 360
IA HV Magnitude A 0 4800 3 0 360
IB HV Magnitude A 0 4800 3 0 360
IC HV Magnitude A 0 4800 3 0 360
IN HV Measured Mag A 0 4800 3 0 360
IN HV Derived Mag A 0 4800 3 0 360
IA LV Magnitude A 0 4800 3 0 360
IB LV Magnitude A 0 4800 3 0 360
IC LV Magnitude A 0 4800 3 0 360
IN LV Measured Mag A 0 4800 3 0 360
IN LV Derived Mag A 0 4800 3 0 360
IA TV Magnitude A 0 4800 3 0 360
IB TV Magnitude A 0 4800 3 0 360
IC TV Magnitude A 0 4800 3 0 360
IN TV Measured Mag A 0 4800 3 0 360
IN TV Derived Mag A 0 4800 3 0 360
VAB Magnitude V 0 200 0.1 0 140
VBC Magnitude V 0 200 0.1 0 140
VCA Magnitude V 0 200 0.1 0 140
VAN Magnitude V 0 200 0.1 0 80
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-49

ST
Current loop output
measurement
Unit Min. Max. Step
Default
min.
Default
max.
VBN Magnitude V 0 200 0.1 0 80
VCN Magnitude V 0 200 0.1 0 80
Vx Magnitude V 0 200 0.1 0 80
VN Derived Mag V 0 200 0.1 0 80
V1 Magnitude V 0 200 0.1 0 80
V2 Magnitude V 0 200 0.1 0 80
V0 Magnitude V 0 200 0.1 0 80
VAN RMS V 0 200 0.1 0 80
VBN RMS V 0 200 0.1 0 80
VCN RMS V 0 200 0.1 0 80
Frequency Hz 0 70 0.01 45 65
RTD 1 C -40 300 0.1 0 200
RTD 2 C -40 300 0.1 0 200
RTD 3 C -40 300 0.1 0 200
RTD 4 C -40 300 0.1 0 200
RTD 5 C -40 300 0.1 0 200
RTD 6 C -40 300 0.1 0 200
RTD 7 C -40 300 0.1 0 200
RTD 8 C -40 300 0.1 0 200
RTD 9 C -40 300 0.1 0 200
RTD 10 C -40 300 0.1 0 200
CL Input 1 -9999 9999 0.1 0 9999
CL Input 2 -9999 9999 0.1 0 9999
CL Input 3 -9999 9999 0.1 0 9999
CL Input 4 -9999 9999 0.1 0 9999
Volts/Hz W1 V/Hz 0 20 0.01 0 4
V/Hz W1 Thermal % 0 200 0.01 0 120
Volts/Hz W2 V/Hz 0 20 0.01 0 4
V/Hz W2 Thermal % 0 200 0.01 0 120
Hot Spot T C -40 300 0.1 0 200
Top Oil T C -40 300 0.1 0 200
Ambient T C -40 300 0.1 0 200
LOL Status Hr 1 300000 1 1 300000

Note: These settings are for nominal 1A and 100/120V versions only. For other nominal
versions they need to be multiplied accordingly.
P64x/EN ST/A42 Settings

(ST) 4-50

MiCOM P642, P643, P645

ST
1.3 Control and support settings
The control and support settings are part of the main menu and are used to configure the
relays global configuration. It includes the following submenu settings.
Relay function configuration settings
Open/close circuit breaker
CT & VT ratio settings
Reset LEDs
Active protection setting group
Password & language settings
Circuit breaker control & monitoring settings
Communications settings
Measurement settings
Event & fault record settings
User interface settings
Commissioning settings
1.3.1 System data
This menu provides information for the device and general status of the relay.
Setting range
Menu text Default setting
Min. Max.
Step size
SYSTEM DATA
Language English English, Francais, Deutsch, Espaol
The default language used by the device. Selectable as English, French, German,
Spanish.
Password ****
Device default password.
Sys. Fn. Links 0 1
Setting to allow the fixed function trip LED to be self resetting, 1= self reset, 0 = latched.
Description MiCOM P643
16 character relay description. Can be edited.
Plant Reference MiCOM
Plant description. Can be edited.
Model Number P643?11???0010K
Relay model number.
Serial Number 149188B
Relay serial number.
Frequency 50 Hz 50 Hz 60 Hz 10Hz
Relay set frequency. Settable as 50 or 60Hz.
Comms. Level
Displays the conformance of the relay to the Courier Level 2 comms.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-51

ST
Setting range
Menu text Default setting
Min. Max.
Step size
SYSTEM DATA
Relay Address
Sets the first rear port relay address.
Plant Status 0000000000000000
Displays the circuit breaker plant status for up to 8 circuit breakers. The P64x relay
supports only a single circuit breaker configuration.
Control Status 0000000000000000
Not used.
Active Group 1
Displays the active settings group.
Software Ref. 1 P643____1__010_A
Software Ref. 2 P643____1__020_A
Displays the relay software version including the protocol and relay model.
Software Ref. 2 is displayed for relays with IEC 61850 protocol only and displays the
software version of the Ethernet card.
Opto I/P Status 0000000000000000
Displays the status of the relays opto-isolated inputs as a binary string.
1 indicates an energized opto-isolated input and 0 a de-energized one.
Relay O/P Status 0000001000000000
Displays the status of the relays output contacts as a binary string.
1 indicates an operated state and 0 a non-operated state.
Alarm Status 1 00000000000000000000000000000000
This menu cell displays the status of the first 32 alarms as a binary string.
1 indicates an ON state and 0 an OFF state. Includes fixed and user settable alarms.
See Data Type G96 in the Menu Database document, P64x/EN/MD for details.
Alarm Status 2 00000000000000000000000000000000
This menu cell displays the status of the second 32 alarms as a binary string.
1 indicates an ON state and 0 an OFF state. See Data Type G128 in the Menu Database
document, P64x/EN/MD for details.
Alarm Status 3 00000000000000000000000000000000
This menu cell displays the status of the third 32 alarms as a binary string. 1 indicates an
ON state and 0 an OFF state. Assigned specifically for platform alarms. See Data Type
G228 in the Menu Database document, P64x/EN/MD for details.
Access Level 2
Access Level. Read only. The table below describes the password control.
P64x/EN ST/A42 Settings

(ST) 4-52

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
SYSTEM DATA
Set the
Password
Control cell to
The Access
Level cell
displays
Operations Type of Password
required
Read access to all settings,
alarms, event records and fault
records
None
Execute Control Commands,
such as circuit breaker
open/close.
Reset of fault and alarm
conditions. Reset LEDs. Clearing
of event and fault records.
Level 1 Password
0 0
Edit all other settings Level 2 Password
Read access to all settings,
alarms, event records and fault
records
None
Execute Control Commands,
such as circuit breaker
open/close.
Reset of fault and alarm
conditions. Reset LEDs. Clearing
of event and fault records.
None
1 1
Edit all other settings Level 2 Password
Read access to all settings,
alarms, event records and fault
records
None
Execute Control Commands,
such as circuit breaker
open/close.
Reset of fault and alarm
conditions. Reset LEDs. Clearing
of event and fault records.
None
2 (Default) 2(Default)
Edit all other settings None
Password Control 2 0 2 1
Sets the menu access level for the relay. This setting can only be changed when level 2
access is enabled.
Password Level 1 ****
Password level 1 setting (4 characters).
Password Level 2 ****
Password level 2 setting (4 characters).
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-53

ST
1.3.2 View records
This menu provides information on fault and maintenance records. The relay records the
last five fault records and the last ten maintenance records.
Setting range
Menu text Default setting
Min. Max.
Step size
VIEW RECORDS
Select Event 0 0 249
Setting range from 0 to 511. This selects the required event record from the possible 512
that can be stored. A value of 0 corresponds to the latest event.
Menu Cell Ref (From record)
Latched alarm active, Latched alarm
inactive, Self reset alarm active, Self reset
alarm inactive, Relay contact event, Opto-
isolated input event, Protection event,
General event, Fault record event,
Maintenance record event
Indicates the type of event.
Time and Date (From record)
Time & Date Stamp for the event given by the internal Real Time Clock.
Event text Data.
Up to 32 Character description of the Event. See the event sheet in the Measurements
and Recording chapter, P64x/EN MR or the Menu Database document, P64x/EN/MD for
details.
Event Value Data.
32-bit binary string indicating ON (1) or OFF (0) status of relay contact or opto input or
alarm or protection event depending on event type. Unsigned integer is used for
maintenance records. See the event sheet in the Measurements and Recording chapter,
P64x/EN MR or the Menu Database document, P64x/EN/MD for details.
Select Fault 0 0 4 1
Setting range from 0 to 19. This selects the required fault record from the possible 20 that
can be stored. A value of 0 corresponds to the latest fault.
Faulted Phase 00000000
Displays the faulted phase as a binary string, bits 0 8 = Start A/B/C/N Trip A/B/C/N.
Start elements 1 00000000000000000000000000000000
32-bit binary string gives status of first 32 start signals. See Data Type G84 in the Menu
Database document, P64x/EN/MD for details.
Start elements 2 00000000000000000000000000000000
32-bit binary string gives status of second 32 start signals. See Data Type G107 in the
Menu Database document, P64x/EN/MD for details.
Start elements 3 00000000000000000000000000000000
32-bit binary string gives status of third 32 start signals. See Data Type G129 in the Menu
Database document, P64x/EN/MD for details.
Trip elements 1 00000000000000000000000000000000
32-bit binary string gives status of first 32 trip signals. See Data Type G85 in the Menu
Database document, P64x/EN/MD for details.
Trip elements 2 00000000000000000000000000000000
32-bit binary string gives status of second 32 trip signals. See Data Type G86 in the Menu
Database document, P64x/EN/MD for details.
P64x/EN ST/A42 Settings

(ST) 4-54

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
VIEW RECORDS
Trip elements 3 00000000000000000000000000000000
32-bit binary string gives status of third 32 trip signals. See Data Type G130 in the Menu
Database document, P64x/EN/MD for details.
Fault Alarms 0000001000000000
32-bit binary string gives status of fault alarm signals. See Data Type G87 in the Menu
Database document, P64x/EN/MD for details.
Fault Time (From record)
Fault time and date.
Fault type Internal or external
Internal or external fault type.
Active Group Data
Active setting group 1-4.
System Frequency Data
System frequency.
Fault Duration
Fault duration. Time from the start or trip until the undercurrent elements indicate the CB is
open.
CB Operate Time Data.
CB operating time. Time from protection trip to undercurrent elements indicating the CB is
open.
Relay Trip Time Data.
Relay trip time. Time from protection start to protection trip.
The following cells provide measurement information of the fault : IA-1 to 5, IB-1 to 5, IC-1
to 5, IA to C-HV, IB-HV, IC-HV, IA-LV, IB-LV, IC-LV, IA-TV, IB-TV, IC-TV, I2-HV, I2-LV, I2-
TV, VAN, VBN, VCN, Vx, V1, V2, VN, VAB, VBC, VCA, IA Diff, IB Diff, IC Diff, IA Bias, IB
Bias, IC Bias, IREF HV LoZ Diff, IREF HV LoZ Bias, IREF LV LoZ Diff, IREF LV LoZ Bias,
IREF TV LoZ Diff, IREF TV LoZ Bias, IA Peak Mag, IB Peak Mag, IC Peak Mag, I
2
t Phase
A, I
2
t Phase B, I
2
t Phase C, RTD 1 to 10, CLIO Input 1 to 10.

Reset Indication No No, Yes
Resets latched LEDs and latched relay contacts provided the relevant protection element
has reset.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-55

ST
1.3.3 Measurements 1
This menu provides measurement information.
Setting range
Menu text Default setting
Min. Max.
Step size
MEASUREMENTS 1
IA-1, 2 Magnitude Data.
IA-1, 2 Phase Angle Data
IB-1, 2 Magnitude Data
IB-1, 2 Phase Angle Data
IC-1, 2 Magnitude Data
IC-1, 2 Phase Angle Data
IA-3 Magnitude Data. P643, P645
IA-3 Phase Angle Data. P643, P645
IB-3 Magnitude Data. P643, P645
IB-3 Phase Angle Data. P643, P645
IC-3 Magnitude Data. P643, P645
IC-3 Phase Angle Data. P643, P645
IA-4, 5 Magnitude Data. P645 only
IA-4, 5 Phase Angle Data. P645 only
IB-4, 5 Magnitude Data. P645 only
IB-4, 5 Phase Angle Data. P645 only
IC-4, 5 Magnitude Data. P645 only
IC-4, 5 Phase Angle Data. P645 only
IA-HV, LV Magnitude Data
IA-HV, LV Phase Angle Data
IB-HV, LV Magnitude Data
IB-HV, LV Phase Angle Data
IC-HV, LV Magnitude Data
IC-HV, LV Phase Angle Data
IA-TV Magnitude Data. P643, P645
IA-TV Phase Angle Data. P643, P645
IB-TV Magnitude Data. P643, P645
IB-TV Phase Angle Data. P643, P645
IC-TV Magnitude Data. P643, P645
IC-TV Phase Angle Data. P643, P645
I0-1 Magnitude Data. Zero sequence current.
I1-1 Magnitude Data. Positive sequence current.
I2-1 Magnitude Data. Negative sequence current.
IN-HV Measured Mag Data.
IN-HV Measured Angle Data.
P64x/EN ST/A42 Settings

(ST) 4-56

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
MEASUREMENTS 1
IN-HV Derived Mag Data.
IN-HV Derived Angle Data.
I0-2 Magnitude Data. Zero sequence current.
I1-2 Magnitude Data. Positive sequence current.
I2-2 Magnitude Data. Negative sequence current.
IN-LV Mea Mag Data.
IN-LV Mea Ang Data.
IN-LV Deriv Mag Data.
IN-LV Deriv Ang Data.
I0-3 Magnitude Data. Zero sequence current. P643, P645 only.
I1-3 Magnitude Data. Positive sequence current. P643, P645 only.
I2-3 Magnitude Data. Negative sequence current. P643, P645 only.
IN-TV Mea Mag Data. P643, P645 only.
IN-TV Mea Ang Data. P643, P645 only.
IN-TV Deriv Mag Data. P643, P645 only.
IN-TV Deriv Ang Data. P643, P645 only.
I0-4 Magnitude Data. Zero sequence current. P645 only.
I1-4 Magnitude Data. Positive sequence current. P645 only.
I2-4 Magnitude Data.
I0-5 Magnitude
Data. Zero sequence current. P645 only. Negative sequence
current. P645 only.
I1-5 Magnitude Data. Positive sequence current. P645 only.
I2-5 Magnitude Data. Negative sequence current. P645 only.
IA-HV RMS Data.
IB-HV RMS Data.
IC-HV RMS Data.
IA-LV RMS Data.
IB-LV RMS Data.
IC-LV RMS Data.
IA-TV RMS Data. P643, P645 only.
IB-TV RMS Data. P643, P645 only.
IC-TV RMS Data. P643, P645 only.
VAN Magnitude
Data. P643, P645 only when optional three-phase VT is
available.
VAN Phase Angle
Data. P643, P645 only when optional three-phase VT is
available.
VBN Magnitude
Data. P643, P645 only when optional three-phase VT is
available.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-57

ST
Setting range
Menu text Default setting
Min. Max.
Step size
MEASUREMENTS 1
VBN Phase Angle
Data. P643, P645 only when optional three-phase VT is
available.
VCN Magnitude
Data. P643, P645 only when optional three-phase VT is
available.
VCN Phase Angle
Data. P643, P645 only when optional three-phase VT is
available.
Vx Magnitude Data.
Vx Phase Angle Data.
V1 Magnitude
Data. Positive sequence voltage. P643, P645 only when
optional three-phase VT is available.
V2 Magnitude
Data. Negative sequence voltage. P643, P645 only when
optional three-phase VT is available.
V0 Magnitude
Data. Zero sequence voltage. P643, P645 only when optional
three-phase VT is available.
VN Derived Mag
Data. P643, P645 only when optional three-phase VT is
available.
VN Derived Angle
Data. P643, P645 only when optional three-phase VT is
available.
VAB Magnitude
Data. P643, P645 only when optional three-phase VT is
available.
VAB Phase Angle
Data. P643, P645 only when optional three-phase VT is
available.
VBC Magnitude
Data. P643, P645 only when optional three-phase VT is
available.
VBC Phase Angle
Data. P643, P645 only when optional three-phase VT is
available.
VCA Magnitude
Data. P643, P645 only when optional three-phase VT is
available.
VCA Phase Angle
Data. P643, P645 only when optional three-phase VT is
available.
VAN RMS
Data. P643, P645 only when optional three-phase VT is
available.
VBN RMS
Data. P643, P645 only when optional three-phase VT is
available.
VCN RMS
Data. P643, P645 only when optional three-phase VT is
available.
Frequency
Data. P643, P645 only when optional three-phase VT is
available.
P64x/EN ST/A42 Settings

(ST) 4-58

MiCOM P642, P643, P645

ST
1.3.4 Measurements 2
This menu provides measurement information.
Setting range
Menu text Default setting
Min. Max.
Step size
MEASUREMENTS 2
A Phase Watts Data. P643, P645 only when optional three-phase VT is available.
B Phase Watts Data. P643, P645 only when optional three-phase VT is available.
C Phase Watts Data. P643, P645 only when optional three-phase VT is available.
A Phase VARs Data. P643, P645 only when optional three-phase VT is available.
B Phase VARs Data. P643, P645 only when optional three-phase VT is available.
C Phase VARs Data. P643, P645 only when optional three-phase VT is available.
A Phase VA Data. P643, P645 only when optional three-phase VT is available.
B Phase VA Data. P643, P645 only when optional three-phase VT is available.
C Phase VA Data. P643, P645 only when optional three-phase VT is available.
3 Phase Watts Data. P643, P645 only when optional three-phase VT is available.
3 Phase VARs Data. P643, P645 only when optional three-phase VT is available.
3 Phase VA Data. P643, P645 only when optional three-phase VT is available.
3Ph Power Factor Data. P643, P645 only when optional three-phase VT is available.
APh Power Factor Data. P643, P645 only when optional three-phase VT is available.
BPh Power Factor Data. P643, P645 only when optional three-phase VT is available.
CPh Power Factor Data. P643, P645 only when optional three-phase VT is available.
3Ph WHours Fwd Data. P643, P645 only when optional three-phase VT is available.
3Ph WHours Rev Data. P643, P645 only when optional three-phase VT is available.
3Ph VArHours Fwd Data. P643, P645 only when optional three-phase VT is available.
3Ph VArHours Rev Data. P643, P645 only when optional three-phase VT is available.
3Ph W Fix Demand Data. P643, P645 only when optional three-phase VT is available.
3Ph VAr Fix Demand Data. P643, P645 only when optional three-phase VT is available.
3Ph W Roll Demand Data. P643, P645 only when optional three-phase VT is available.
3Ph VAr Roll
Demand
Data. P643, P645 only when optional three-phase VT is available.
3Ph W Peak
Demand
Data. P643, P645 only when optional three-phase VT is available.
3Ph VAr Peak
Demand
Data. P643, P645 only when optional three-phase VT is available.
Reset Demand No No, Yes
Reset demand measurements command. Can be used to reset the fixed, rolling and peak
demand value measurements to 0.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-59

ST
1.3.5 Measurements 3
This menu provides measurement information.
Setting range
Menu text Default setting
Min. Max.
Step size
MEASUREMENTS 3
IA Differential Data.
IB Differential Data.
IC Differential Data.
IA Bias Data.
IB Bias Data.
IC Bias Data.
IA Diff 2H Data.
IB Diff 2H Data.
IC Diff 2H Data.
IA Diff 5H Data.
IB Diff 5H Data.
IC Diff 5H Data.
IREF HV LoZ Diff Data.
IREF HV LoZ Bias Data.
IREF LV LoZ Diff Data.
IREF LV LoZ Bias Data.
IREF TV LoZ Diff Data. P643, P645 only.
IREF TV LoZ Bias Data. P643, P645 only.
Thermal overload
Hot Spot T Data.
Top Oil T Data.
Reset Thermal No Yes or No
Reset thermal overload command. Resets thermal state to 0.
Ambient T Data.
TOL Pretrip left Data. Thermal overload pre-trip time left
LOL status Data. Accumulated loss of life
Reset LOL No Yes or No
Reset loss of life command. Resets state to 0.
Rate of LOL Data. (ROLOL)
LOL Aging Factor Data. Aging acceleration factor (F
AA
)
Lres at designed Data. Residual life hours at design temperature
H,r

FAA,m Data. Mean aging acceleration factor (F
AA,m
)
Lres at FAA,m Data. Residual life hours at F
AA,m
(L
res
(F
AA,m
))
Volts/Hz
P64x/EN ST/A42 Settings

(ST) 4-60

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
MEASUREMENTS 3
Volts/Hz W1
Data. P643 and P645 only when optional three-phase VT is
available.
V/Hz W1 tPretrip
Data. P643 and P645 only when optional three-phase VT is
available.
V/Hz W1 Thermal
Data. P643 and P645 only when optional three-phase VT is
available.
Reset V/Hz W1 No
Yes or No. P643 and P645 only when
optional three-phase VT is available.
Volts/Hz W2 Data.
V/Hz W2 tPretrip Data.
V/Hz W2 Thermal Data.
Reset V/Hz W2 No Yes or No
RTD 1 to 10 label Data.
RTD Open Cct 00000000
Displays the status of the eight RTDs as a binary string.
0 = No Open Circuit, 1 = Open Circuit. The Open Cct alarms are latched.
RTD Short Cct 00000000
Displays the status of the eight RTDs as a binary string.
0 = No Short Circuit, 1 = Short Circuit. The Short Cct alarms are latched.
RTD Data Error 00000000
Displays the status of the eight RTDs as a binary string.
0 = No Data Error, 1 = Data Error. The Data Error alarms are latched.
Reset RTD Flags No Yes or No
Reset RTD alarms command. Resets latched RTD Open Cct, Short Cct, Data Error
alarms.
CLIO Input 1 Data. Current loop (transducer) input 1.
CLIO Input 2 Data. Current loop (transducer) input 2.
CLIO Input 3 Data. Current loop (transducer) input 3.
CLIO Input 4 Data. Current loop (transducer) input 4.
1.3.6 Date and time
Displays the date and time as well as the battery condition.
Setting range
Menu text Default setting
Min. Max.
Step size
DATE AND TIME
Date/Time Data
Displays the relays date and time.
IRIG-B Sync. Disabled Disabled or Enabled
Enables or disables the IRIG-B time synchronization.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-61

ST
Setting range
Menu text Default setting
Min. Max.
Step size
IRIG-B Status Data
Card not fitted/Card failed/Signal
healthy/No signal
Displays the status of IRIG-B.
Battery Status Dead or Healthy
Displays whether the battery is healthy or not.
Battery Alarm Enabled Disabled or Enabled
Enables or disables battery alarm. The battery alarm needs to be disabled when a battery
is removed or not used.
SNTP Status Data
Disabled/Trying Server1/ Trying Server
2/Server 1 OK/Server 2 OK/No
response/No Valid Clock
Displays information about the SNTP time synchronization status
Local Time Enable Fixed Disable/Fixed/Flexible
Setting to turn on/off local time adjustments.
Disabled - No local time zone is maintained. Time synchronization from any interface is
used to directly set the master clock. All displayed (or read) times on all interfaces are
based on the master clock with no adjustment.
Fixed - A local time zone adjustment can be defined using the Local Time offset setting.
All interfaces then use local time except SNTP time synchronization and IEC61850
timestamps.
Flexible - A local time zone adjustment can be defined using the Local Time offset
setting. Each interface can then be assigned to the UTC zone or local time zone with the
exception of the local interfaces which are always in the local time zone and
IEC61850/SNTP which is always in the UTC zone.
LocalTime Offset 0 min -720 min 720 min 1 min
Setting to specify an offset of -12 to +12 hrs in 15 minute intervals for the local time zone.
This adjustment is applied to the time, based on the master clock which is UTC/GMT
DST Enable Enabled Disabled or Enabled
Setting to turn on/off daylight saving time adjustment to local time.
DST Offset 60 min 30 min 60 min 30 min
Setting to specify the daylight saving offset, used for the time adjustment to local time.
DST Start Last First/Second/Third/Fourth/Last
Setting to specify the week of the month in which daylight saving time adjustment starts
DST Start Day Sunday
Sunday/Monday/Tuesday/Wednesday/
Thursday/Friday/Saturday
Setting to specify the day of the week in which daylight saving time adjustment starts
DST Start Month March
January/February/March/
April/May/June/July/August/September/
November/ December
Setting to specify the month in which daylight saving time adjustment starts
DST Start Mins 60 min 0 min 1425 min 15 min
Setting to specify the time of day in which daylight saving time adjustment starts. This is
set relative to 00:00 hrs on the selected day when the time adjustment is to start.
DST End Last First/Second/Third/Fourth/Last
Setting to specify the week of the month in which daylight saving time adjustment ends.
P64x/EN ST/A42 Settings

(ST) 4-62

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
DST End Day Sunday
Sunday/Monday/Tuesday/Wednesday/
Thursday/Friday/Saturday
Setting to specify the day of the week in which daylight saving time adjustment ends
DST End Month October
January/February/March/
April/May/June/July/August/September/
November/ December
Setting to specify the month in which daylight saving time adjustment ends
DST End Mins 60 min 0 min 1425 min 15 min
Setting to specify the time of day in which daylight saving time adjustment ends. This is
set relative to 00:00 hrs on the selected day when time adjustment is to end.
RP1 Time Zone Local UTC/Local
Setting for the rear port 1 interface to specify if the time synchronization received is local
or universal time coordinated.
RP2 Time Zone Local UTC/Local
Setting for the rear port 2 interface to specify if the time synchronization received is local
or universal time coordinated.
DNPOE Time Zone Local UTC/Local
Setting to specify if the time synchronization received is the local or universal time
coordinate when using DNP3.0 over Ethernet
Tunnel Time Zone Local UTC/Local
Setting to specify if the time synchronization received is the local or universal time
coordinate when tunnelling the courier protocol over Ethernet.
1.3.7 CT and VT ratios
Setting range
Menu text Default setting
Min. Max.
Step size
CT AND VT RATIOS
Main VT location HV HV, LV, TV.
Sets main VT location.
Main VT Primary 110.0 V 100 V 1 MV 1
Main voltage transformer input, primary voltage setting. P643 and P645 only.
Main VT Secy 110.0 V 80 V 140 V 1
Main transformer input, secondary voltage setting. P643 and P645 only.
Vx Primary 110.0 V 100 V 1 MV 1
Single phase VT primary voltage used for W2 overfluxing
Vx Secondary 110.0 V 80 V 140 V 1
Single phase VT secondary voltage used for W2 overfluxing
Terminal 1 and 2 CT
Polarity
Standard Standard or Inverted
Polarity with respect to the other CTs
Terminal 1 and 2 CT
Primary
300 A 1 A 30000 A 1
CT primary nominal current
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-63

ST
Setting range
Menu text Default setting
Min. Max.
Step size
CT AND VT RATIOS
Terminal 1 and 2 CT
Secondary
1 A 1 A 5 A 4
CT secondary nominal current
Terminal 3 CT
Polarity. P643, 5
Standard Standard or Inverted
Polarity with respect to the other CTs
Terminal 3 CT
Primary. P643,5
300 A 1 A 30000 A 1
CT primary nominal current
Terminal 3 CT
Secondary. P643,5
1 A 1 A 5 A 4
CT secondary nominal current
HV E/F CT
E/F CT Polarity Standard Standard or Inverted
Polarity with respect to the other CTs
E/F CT Prim 300 A 1 A 30000 A 1
Earth fault CT primary nominal current
E/F CT Secy 1 A 1 A 5 A 4
Earth fault CT secondary nominal current
E/F CT Location Star point None, Star point, Residual
The E/F CT Location setting is only for information.
LV E/F CT
E/F CT Polarity Standard Standard or Inverted
Polarity with respect to the other CTs
E/F CT Prim 300 A 1 A 30000 A 1
Earth fault CT primary nominal current
E/F CT Secy 1 A 1 A 5 A 4
Earth fault CT secondary nominal current
E/F CT Location Star point None, Star point, Residual
The E/F CT Location setting is only for information.
TV E/F CT P643 and P645 only.
E/F CT Polarity Standard Standard or Inverted
Polarity with respect to the other CTs
E/F CT Prim 300 A 1 A 30000 A 1
Earth fault CT primary nominal current
E/F CT Secy 1 A 1 A 5 A 4
Earth fault CT secondary nominal current
E/F CT Location Star point None, Star point, Residual
The E/F CT Location setting is only for information.
P64x/EN ST/A42 Settings

(ST) 4-64

MiCOM P642, P643, P645

ST
1.3.8 Record control
It is possible to disable the reporting of events from all interfaces that support setting
changes. The settings that control the reporting of various types of events are in the Record
Control column. The effect of setting each to disabled is as follows:
Menu text Default setting Available settings
RECORD CONTROL
Clear Events No No or Yes
Selecting Yes clears the existing event log and generates an event which shows the
events have been erased.
Clear Faults No No or Yes
Selecting Yes erases the existing fault records from the relay.
Clear Maint. No No or Yes
Selecting Yes erases the existing maintenance records from the relay.
Alarm Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for all alarms.
Relay O/P Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any change in relay output
contact state.
Opto Input Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any change in logic input state.
General Event Enabled Enabled or Disabled
Disabling this setting means that no General Events is generated. See the event record
sheet in the menu database chapter, P64x/EN MD for a list of general events.
Fault Rec Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any fault that produces a fault
record.
Maint. Rec Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any maintenance records.
Protection Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any operation of the protection
elements.
DDB 31 - 0 11111111111111111111111111111111
32-bit setting to enable or disable the event recording for DDBs 0-31. For each bit
1 = event recording Enabled, 0 = event recording Disabled.
DDB 2047 - 2016 11111111111111111111111111111111
32-bit setting to enable or disable the event recording for DDBs 2047 2016. For each bit
1 = event recording Enabled, 0 = event recording Disabled. There are similar cells
showing 32-bit binary strings for all DDBs from 0 2016. The first and last 32-bit binary
strings only are shown here.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-65

ST
1.3.9 Disturbance recorder settings
The disturbance recorder settings include the record duration and trigger position, selection
of analog and digital signals to record, and the signal sources that trigger the recording.
Setting range
Menu text Default setting
Min. Max.
Step size
DISTURB RECORDER
Duration 1.5 s 0.1 s 10.5 s 0.01 s
Overall recording time setting.
Trigger Position 33.3% 0 100% 0.1%
Trigger point setting as a percentage of the duration. For example, the default settings
show the overall recording time is set to 1.5 s with the trigger point being at 33.3% of this,
giving 0.5 s pre-fault and 1 s post fault recording times.
Trigger Mode Single Single or Extended
If set to single mode, and if a further trigger occurs while a recording is taking place, the
recorder ignores the trigger. However, if this is set to Extended, the post trigger timer is
reset to zero, extending the recording time.
P642 P643 P645 Default Setting
Analog. Channel 1 Analog. Channel 1 VA
Selects any available analog input to be assigned to this channel. The options are VA, VB,
VC, VX, A1, B1, C1, N1, A2, B2, C2, IN2, IA3, IB3, IC3, IN3, IA4, IB4, IC4, IA5, IB5,
IC5, IA Diff, IB Diff, IC Diff, IA Bias, IB bias, IC bias, LoZ REF HV Diff, LoZ REF HV Bias,
LoZ REF LV Diff, LoZ REF LV Bias, LoZ REF TV Diff, LoZ REF TV Bias, Frequency
depending on the model. Software releases 01B and 01D do not include the differential
and bias currents and the frequency signals. P64x relays with software version 02A and
further include these signals.
Analog. Channel 2 Analog. Channel 2 VB
Analog. Channel 3 Analog. Channel 3 VC
Analog. Channel 1 Analog. Channel 4 Analog. Channel 4 VX
Analog. Channel 2 Analog. Channel 5 Analog. Channel 5 A1
Analog. Channel 3 Analog. Channel 6 Analog. Channel 6 B1
Analog. Channel 4 Analog. Channel 7 Analog. Channel 7 C1
Analog. Channel 5 Analog. Channel 8 Analog. Channel 8 N1
Analog. Channel 6 Analog. Channel 9 Analog. Channel 9 A2
Analog. Channel 7 Analog. Channel 10 Analog. Channel 10 B2
Analog. Channel 8 Analog. Channel 11 Analog. Channel 11 C2
Analog. Channel 9 Analog. Channel 12 Analog. Channel 12 IN2
Analog. Channel 13 Analog. Channel 13 IA3
Analog. Channel 14 Analog. Channel 14 B3
Analog. Channel 15 Analog. Channel 15 IC3
Analog. Channel 16 Analog. Channel 16 IN3
Analog. Channel 17 IA4
Analog. Channel 18 IB4
Analog. Channel 19 IC4
Analog. Channel 20 IA5
P64x/EN ST/A42 Settings

(ST) 4-66

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
DISTURB RECORDER
Analog. Channel 21 IB5
Analog. Channel 22 IC5
Analog. Channel 10 Analog. Channel 17 Analog. Channel 23
IA Diff
Analog. Channel 11 Analog. Channel 18 Analog. Channel 24
IB Diff
Analog. Channel 12 Analog. Channel 19 Analog. Channel 25
IC Diff
Analog. Channel 13 Analog. Channel 20 Analog. Channel 26 IA Bias
Analog. Channel 14 Analog. Channel 21 Analog. Channel 27 IB Bias
Analog. Channel 15 Analog. Channel 22 Analog. Channel 28 IC Bias
Analog. Channel 16 Analog. Channel 23 Analog. Channel 29 LoZ REF HV Diff
Analog. Channel 17 Analog. Channel 24 Analog. Channel 30 LoZ REF HV Bias
Digital Inputs 1 to 32
Relays 1 to 12 and
Optos 1 to 12
Any of 12 O/P Contacts or Any of 12 Opto
Inputs or Internal Digital Signals
The digital channels can be mapped to any of the opto isolated inputs or output contacts,
in addition to several internal relay digital signals such as protection starts and LEDs.
Inputs 1 to 32 Trigger
No Trigger except
Dedicated Trip
Relay O/Ps which
are set to Trigger
L/H
No Trigger, Trigger L/H, Trigger H/L
Any of the digital channels can be selected to trigger the disturbance recorder on either a
low-to-high (L/H) or a high-to-low (H/L) transition.
1.3.10 Measurement setup
Menu text Default settings Available settings
MEASURET SETUP
Default Display Description
3Ph + N Current/3Ph Neutral
Voltage/Power/Date and
Time/Description/Plant
Reference/Frequency/Access
Level
Used to select the default display from a range of options. The options 3Ph Neutral
Voltage and Power are available on the P643 and P645 only. You can also view the other
default displays from the default level using the and keys. However once the 15
minute timeout elapses the default display reverts to that selected by this setting.
Local Values Primary Primary/Secondary
This setting controls whether measured values from the front panel user interface and the
front courier port are displayed as primary or secondary quantities.
Remote Values Primary Primary/Secondary
Controls whether measured values from the rear communication port are displayed as
primary or secondary quantities.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-67

ST
Menu text Default settings Available settings
MEASURET SETUP
Measurement Ref.
VX (P642)
VA (P643,5)
Vx, VA, VB, VC (P643,5 only)
IA1, IB1, IC1, IA2, IB2, IC2
(P642,3,5)
IA3, IB3, IC3 (P643,5 only)
IA4, IB4, IC4, IA5, IB5, IC5
(P645 only)
Sets the phase reference for all angular measurements made by the relay.
Measurement Mode 0 0 to 3 step 1
This setting is used to control the signing of the real and reactive power quantities; the
signing convention used is defined in the Measurements and Recording section
(P64x/EN MR)
1.3.11 Communications
The communications settings apply to the rear communications ports only and depend on
the particular protocol being used. For further details see the SCADA communications
section (P64x/EN SC).
1.3.11.1 Communications settings for Courier protocol
Setting range
Menu text Default setting
Min. Max.
Step size
COMMUNICATIONS
RP1 Protocol Courier
Indicates the communications protocol used on the rear communications port.
RP1 Address 255 0 255 1
This cell sets the unique address for the relay so that only one relay is accessed by master
station software.
RP1 Inactiv Timer 15 mins. 1 mins. 30 mins. 1 min.
This cell controls how long the relay waits without receiving any messages on the rear port
before it reverts to its default state, including resetting any password access that was
enabled.
RP1 Baud Rate 19200 bits/s 9600 bits/s, 19200 bits/s or 38400 bits/s
This cell controls the communication speed between relay and master station. Both the
relay and master station must be set to the same speed.
RP1 Parity None Odd, Even or None
Communications parity
RP1 Meas Period 15 s 1 60 s 1
Defines the measurement period for the cyclic measurements of the Courier protocol.
RP1 Physical Link Copper Copper, Fiber Optic or KBus
This cell defines whether an electrical EIA(RS)485, fiber optic or KBus connection is being
used for communication between the master station and relay. If Fiber Optic is selected,
the optional fiber optic communications board is required.
P64x/EN ST/A42 Settings

(ST) 4-68

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
COMMUNICATIONS
RP1 Card Status K-Bus OK, EIA485 OK or Fiber Optic OK
First Rear Port (RP1) Courier protocol status
RP1 Port Config. KBus KBus or EIA(RS)485
Defines whether KBus or EIA(RS)485 is being used for communication between the
master station and relay on Rear Port 1.
RP1 Comms Mode
IEC60870 FT1.2
Frame
IEC60870 FT1.2 Frame or
10-bit No Parity
The choice is either IEC60870 FT1.2 for normal operation with 11-bit modems, or
10-bit no parity.
RP1 Baud Rate 19200 bits/s 9600 bits/s, 19200 bits/s or 38400 bits/s
This cell controls the communication speed between relay and master station. Both the
relay and master station must be set to the same speed.
1.3.11.2 Communications settings for MODBUS protocol
Setting range
Menu text Default setting
Min. Max.
Step size
COMMUNICATIONS
RP1 Protocol MODBUS
Indicates the communications protocol used on the rear communications port.
RP1 Address 1 1 247 1
This cell sets the unique address for the relay so that only one relay is accessed by master
station software.
RP1 Inactiv Timer 15 mins. 1 mins. 30 mins. 1 min.
This cell controls how long the relay waits without receiving any messages on the rear port
before it reverts to its default state, including resetting any password access that was
enabled.
RP1 Baud Rate 19200 bits/s 9600 bits/s, 19200 bits/s or 38400 bits/s
This cell controls the communication speed between relay and master station. Both the
relay and master station must be set to the same speed.
RP1 Parity None Odd, Even or None
This cell controls the parity format used in the data frames. Both the relay and master
station must be set to the same parity.
RP1 Physical Link Copper Copper or Fiber Optic
This cell defines whether an electrical EIA(RS) 485 or fiber optic connection is being used
for communication between the master station and relay. If Fiber Optic is selected, the
optional fiber optic communications board is required.
MODBUS IEC Time Standard Standard or Reverse
When Standard is selected, the time format complies with IEC60870-5-4 requirements so
that byte 1 of the information is transmitted first, followed by bytes 2 through to 7. If
Reverse is selected the transmission of information is reversed.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-69

ST
1.3.11.3 Communications settings for IEC60870-5-103 protocol
Setting range
Menu text Default setting
Min. Max.
Step size
COMMUNICATIONS
RP1 Protocol IEC60870-5-103
Indicates the communications protocol used on the rear communications port.
RP1 Address 1 0 247 1
This cell sets the unique address for the relay so that only one relay is accessed by master
station software.
RP1 Inactiv Timer 15 mins. 1 mins. 30 mins. 1 min.
This cell controls how long the relay waits without receiving any messages on the rear port
before it reverts to its default state, including resetting any password access that was
enabled.
RP1 Baud Rate 19200 bits/s 9600 bits/s or 19200 bits/s
This cell controls the communication speed between relay and master station. Both the
relay and master station must be set to the same speed.
RP1 Measuret
Period
15 s 1 s 60 s 1 s
Defines the measurement period for the cyclic measurements of the IEC60870-5-103
protocol.
RP1 Physical Link Copper Copper or Fiber Optic
This cell defines whether an electrical EIA(RS) 485 or fiber optic connection is being used
for communication between the master station and relay. If Fiber Optic is selected, the
optional fiber optic communications board is needed.
RP1 CS103 Blocking Disabled
Disabled, Monitor Blocking or Command
Blocking
There are three settings associated with this cell:
Disabled - No blocking selected.
Monitor Blocking - When the monitor blocking DDB Signal is active high, either by
energizing an opto input or control input, reading of the status
information and disturbance records is not permitted. When in this
mode the relay returns a termination of general interrogation
message to the master station.
Command Blocking - When the command blocking DDB signal is active high, either by
energizing an opto input or control input, all remote commands are
ignored, such as CB Trip/Close and change setting group. When in
this mode the relay returns a negative acknowledgement of
command message to the master station.
P64x/EN ST/A42 Settings

(ST) 4-70

MiCOM P642, P643, P645

ST
1.3.11.4 Communications settings for DNP3.0 protocol
Setting range
Menu text Default setting
Min. Max.
Step size
COMMUNICATIONS
RP1 Protocol DNP 3.0
Indicates the communications protocol used on the rear communications port.
RP1 Address 3 0 65519 1
This cell sets the unique address for the relay so that only one relay is accessed by master
station software.
RP1 Baud Rate 19200 bits/s
1200 bits/s, 2400 bits/s, 4800 bits/s,
9600 bits/s, 19200 bits/s or 38400 bits/s
This cell controls the communication speed between relay and master station. Both the
relay and master station must be set to the same speed.
RP1 Parity None Odd, Even or None
This cell controls the parity format used in the data frames. Both the relay and master
station must be set to the same parity.
RP1 Physical Link Copper Copper or Fiber Optic
This cell defines whether an electrical EIA(RS) 485 or fiber optic connection is being used
for communication between the master station and relay. If Fiber Optic is selected, the
optional fiber optic communications board is required.
RP1 Time Sync. Disabled Disabled or Enabled
If set to Enabled the DNP3.0 master station can be used to synchronize the time on the
relay. If set to Disabled either the internal free running clock or IRIG-B input are used.
1.3.11.5 Communications settings for Ethernet port
Setting range
Menu text Default setting
Min. Max.
Step size
COMMUNICATIONS
NIC Protocol IEC61850
Indicates that IEC61850 is used on the rear Ethernet port.
NIC MAC Address Ethernet MAC Address
Shows the MAC address of the rear Ethernet port.
NIC Tunl Timeout 5 mins
1 min 30 mins 1 min
Time waited before an inactive tunnel to MiCOM S1 Studio is reset.
NIC Link Report Alarm
Alarm, Event, None
Configures how a failed/unfitted network link (copper or fiber) is reported:
Alarm - an alarm is raised for a failed link
Event - an event is logged for a failed link
None - nothing reported for a failed link
NIC Link Timeout 60 s 0.1 s 60 s 0.1 s
Time waited, after failed network link is detected, before communication by the alternative
media interface is attempted.
See also the IED CONFIGURATOR column for IEC 61850 data.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-71

ST
1.3.11.6 Rear port 2 connection settings
The settings shown are those configurable for the second rear port which is only available
with the Courier protocol.
Setting range
Menu text Default setting
Min. Max.
Step size
COMMUNICATIONS
RP2 Protocol Courier
Shows the communications protocol used on the 2
nd
rear communications port.
RP2 Card Status
Unsupported, Card not fitted, EIA232 OK,
EIA485 OK, K-Bus OK.
Second Rear Port (RP2) Courier protocol status
RP2 Port Config. RS232 EIA(RS)232, EIA(RS)485 or KBus
This cell defines whether an electrical EIA(RS)232, EIA(RS)485 or KBus is being used for
communication.
RP2 Comms. Mode
IEC60870 FT1.2
Frame
IEC60870 FT1.2 Frame or 10-bit No Parity
The choice is either IEC60870 FT1.2 for normal operation with 11-bit modems, or 10-bit no
parity.
RP2 Address 255 0 255 1
This cell sets the unique address for the relay so that only one relay is accessed by master
station software.
RP2 Inactiv Timer 15 mins. 1 mins. 30 mins. 1 min.
This cell controls how long the relay waits without receiving any messages on the rear port
before it reverts to its default state, including resetting any password access that was
enabled.
RP2 Baud Rate 19200 bits/s 9600 bits/s, 19200 bits/s or 38400 bits/s
This cell controls the communication speed between relay and master station. It is
important that both relay and master station are set to the same speed.
DNP Need Time 10 1 30 1
The duration of time waited before requesting another time sync from the master.
DNP App Fragment 2048 100 2048 1
The maximum message length (application fragment size) transmitted by the relay.
DNP App Timeout 2 1 120 1
Duration of time waited, after sending a message fragment and awaiting a confirmation
from the master.
DNP SBO Timeout 10 1 10 1
Duration of time waited, after receiving a select command and awaiting an operate
confirmation from the master.
P64x/EN ST/A42 Settings

(ST) 4-72

MiCOM P642, P643, P645

ST
1.3.12 Commissioning tests
There are menu cells which allow the status of the opto-isolated inputs, output relay
contacts, internal digital data bus (DDB) signals and user-programmable LEDs to be
monitored. Also there are cells used to test the operation of the output contacts and
user-programmable LEDs.

Menu Text Default Setting Available Settings
COMMISSION TESTS
Opto I/P Status 0000000000000000
This menu cell displays the status of the relays opto-isolated inputs as a binary string.
1 indicates an energized opto-isolated input and 0 a de-energized one.
Relay O/P Status 0000000000000000
This menu cell displays the status of the relays output contacts as a binary string.
1 indicates an operated state and 0 a non-operated state.
When the Test Mode cell is set to Enabled the Relay O/P Status cell does not show the
current status of the output relays so it cannot be used to confirm operation of the output
relays. Therefore it is necessary to monitor the state of each contact in turn.
Test Port Status 00000000
This menu cell displays the status of the eight digital data bus (DDB) signals that have
been allocated in the Monitor Bit cells.
LED Status 00000000
This cell is an 8-bit binary string that indicates which of the LEDs are ON.
Monitor Bit 1 64 (LED 1)
0 to 1407
See PSL section for
details of digital data
bus signals
The eight Monitor Bit cells allow the user to select the status of which digital data bus
signals can be observed in the Test Port Status cell or from the monitor/download port.
Monitor Bit 8 71 (LED 8) 0 to 1407
The eight Monitor Bit cells allow the user to select the status of which digital data bus
signals can be observed in the Test Port Status cell or from the monitor/download port.
Test Mode Disabled
Disabled, Test Mode,
Contacts Blocked
The Test Mode menu cell allows secondary injection testing to be performed on the relay
without operating the trip contacts. It also enables a facility to test the output contacts
directly by applying menu-controlled test signals. To select test mode, set the Test Mode
menu cell to Test Mode. This takes the relay out of service and blocks the maintenance
counters. In Test Mode an alarm condition is recorded, the yellow Out of Service LED
goes ON, and an alarm message Protn. Disabled is given. This also freezes any
information stored in the CB Condition column and in IEC60870-5-103 builds, Test Mode
changes the Cause of Transmission, COT, to Test Mode. To enable testing of output
contacts, set the Test Mode cell to Contacts Blocked. This blocks the protection from
operating the contacts and enables the test pattern and contact test functions, which can
be used to manually operate the output contacts. Once testing is complete, set the cell
back to Disabled so the relay can return to service.
Test Pattern 00000000000000000000000000000000
0 = Not Operated
1 = Operated
This cell is used to select the output relay contacts tested when the Contact Test cell is
set to Apply Test.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-73

ST
Menu Text Default Setting Available Settings
COMMISSION TESTS
Contact Test No Operation
No Operation, Apply
Test, Remove Test
When the Apply Test command in this cell is issued the contacts set for operation (set
to 1) in the Test Pattern cell change state. After the test has been applied the command
text on the LCD changes to No Operation and the contacts remain in the Test State until
reset issuing the Remove Test command. The command text on the LCD again reverts to
No Operation after the Remove Test command has been issued.
Note: When the Test Mode cell is set to Enabled the Relay O/P Status cell does not
show the current status of the output relays, so cannot be used to confirm
operation of the output relays. Therefore it is necessary to monitor the state of
each contact in turn.
Test LEDs No Operation
No Operation
Apply Test
When the Apply Test command in this cell is issued, the 8 (P642/3) or 18 (P645)
user-programmable LEDs are ON for approximately 2 seconds. When they go OFF, the
command text on the LCD reverts to No Operation.
Red LED Status 000000000000000000
This cell is an 18-bit binary string that indicates which of the user-programmable LEDs on
the relay are ON. The Red LED input is active when accessing the relay from a remote
location; 1 indicates that a particular LED is ON and 0 OFF. If both the Green and Red
LED status bits are ON, it means the LED is yellow. This only applies to the P645 which
has programmable tri-color LEDs red/yellow/green.
Green LED Status 000000000000000000
This cell is an 18-bit binary string that indicates which of the user-programmable LEDs on
the relay are ON. The Green LED input is active when accessing the relay from a remote
location; 1 indicates that a particular LED is ON and 0 OFF. If both the Green and Red
LED status bits are ON, it means the LED is yellow. This only applies to the P645 which
has programmable tri-color LEDs red/yellow/green.
DDB 31 - 0 00000000000000000000001000000000
Displays the status of DDB signals 0-31.
DDB 2047 - 2016 00000000000000000000000000000000
Displays the status of DDB signals 1407 1376. There are similar cells showing 32-bit
binary strings for all DDBs from 0 1407. The first and last 32-bit words only are shown
here.
1.3.13 Opto configuration
Setting range
Menu text Default setting
Min. Max.
Step size
OPTO CONFIG.
Global Nominal V 48 - 54 V
24 - 27, 30 - 34, 48 - 54, 110 - 125,
220 - 250, Custom
Sets the nominal battery voltage for all opto inputs by selecting one of the five standard
ratings in the Global Nominal V settings. If Custom is selected, each opto input can be set
individually to a nominal voltage value.
Opto Input 1 48 - 54 V
24 - 27, 30 - 34, 48 - 54, 110 - 125,
220 - 250
Each opto input can be set individually to a nominal voltage value if custom is selected for
the global setting.
P64x/EN ST/A42 Settings

(ST) 4-74

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
Opto Input 2 - 40 48 - 54 V
24 - 27, 30 - 34, 48 - 54, 110 - 125,
220 - 250
Each opto input can be set individually to a nominal voltage value if custom is selected for
the global setting.
Opto Filter Cntl. 1111111111111111 0 = Disable Filtering 1 = Enable filtering
A binary string is used to represent the opto inputs available. A 1 or 0 is used to enable or
disable for each input a pre-set filter of cycle that renders the input immune to induced
ac noise on the wiring.
Characteristics
Standard
60% - 80%
Standard 60% - 80%, 50% - 70%
Selects the pick-up and drop-off characteristics of the optos. The standard setting means
the optos nominally provide a Logic 1 or ON value for voltages 80% of the set lower
nominal voltage, and a Logic 0 or OFF value for the voltages 60% of the set higher
nominal voltage.
1.3.14 Control input configuration
The control inputs function as software switches that can be set or reset either locally or
remotely. These inputs can be used to trigger any function they are connected to as part of
the PSL.
Menu text Default setting Setting range Step size
CTRL I/P CONFIG.
Hotkey Enabled 11111111111111111111111111111111
Setting to allow the control inputs to be individually assigned to the Hotkey menu by
setting 1 in the appropriate bit in the Hotkey Enabled cell. The hotkey menu allows the
control inputs to be set, reset or pulsed without the need to enter the CONTROL INPUTS
column.
Control Input 1 Latched Latched, Pulsed
Configures the control inputs as either latched or pulsed. A latched control input remains
in the set state until a reset command is given, either by the menu or the serial
communications. A pulsed control input stays energized for 10 ms after the set command
is given, then resets automatically (no reset command is required).
Ctrl Command 1 Set/Reset
Set/Reset, In/Out, Enabled/Disabled,
On/Off
Allows the SET / RESET text, displayed in the hotkey menu, to be changed to something
more suitable for the application of an individual control input, such as ON / OFF or
IN / OUT.
Control Input 2 to 32 Latched Latched, Pulsed
Configures the control inputs as either latched or pulsed.
Ctrl Command
2 to 32
Set/Reset
Set/Reset, In/Out, Enabled/Disabled,
On/Off
Allows the SET / RESET text, displayed in the hotkey menu, to be changed to something
more suitable for the application of an individual control input, such as ON / OFF or
IN / OUT.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-75

ST
1.3.15 Function keys
Setting range
Menu text Default setting
Min. Max.
Step size
FUNCTION KEYS
Fn. Key Status 0000000000
Displays the status of each function key.
Fn. Key 1 Unlock(Enable) Disable, Lock, Unlock(Enable)
Setting to activate the function key. The Lock setting allows a function key output that is
set to toggle mode to be locked in its current active state.
Fn. Key 1 Mode Toggle Toggle, Normal
Sets the function key to toggle or normal mode. In Toggle mode, the first keypress latches
the function key DDB output signal ON and the next keypress resets the function key DDB
output to OFF. This feature can be used to enable or disable relay functions. In Normal
mode the function key DDB signal output goes ON (high) when the key is pressed and
OFF when the key is released.
Fn. Key 1 Label Function Key 1
Allows the text of the function key to be changed to something more suitable for the
application.
Fn. Key 2 to 10 Unlock(Enable) Disable, Lock, Unlock(Enable)
Setting to activate the function key. The Lock setting allows a function key output that is
set to toggle mode to be locked in its current active position.
Fn. Key 2 to 10 Mode Toggle Toggle, Normal
Sets the function key to toggle or normal mode. In Toggle mode, the first keypress latches
the function key DDB output signal ON and the next keypress resets the function key DDB
output to OFF. This feature can be used to enable or disable relay functions. In Normal
mode the function key DDB signal output goes ON (high) when the key is pressed and
OFF when the key is released.
Fn. Key 2 to 10 Label Function Key 2 to 10
Allows the text of the function key to be changed to something more suitable for the
application.
1.3.16 IED configurator (for IEC 61850 configuration)
The contents of the IED CONFIGURATOR column are mostly data cells, displayed for
information but not editable. To edit the configuration, use the IED Configurator tool in
MiCOM S1 Studio.
Setting range
Menu text Default setting
Min. Max.
Step size
IED CONFIGURATOR
Switch Conf.Bank No Action No Action, Switch Banks
Setting which allows the user to switch between the current configuration, held in the
Active Memory Bank, to the configuration sent to and held in the Inactive Memory Bank.
The Active Memory Bank is partly displayed below.
Restore MCL No Action No Action, Restore MCL
Setting which allows the user to restore MCL or no action.
Active Conf.Name Data
The name of the configuration in the Active Memory Bank, usually taken from the SCL file.
P64x/EN ST/A42 Settings

(ST) 4-76

MiCOM P642, P643, P645

ST
Setting range
Menu text Default setting
Min. Max.
Step size
Active Conf.Rev Data
Configuration Revision number of the configuration in the Active Memory Bank, usually
taken from the SCL file.
Inact.Conf.Name Data
The name of the configuration in the Inactive Memory Bank, usually taken from the SCL
file.
Inact.Conf.Rev Data
Configuration Revision number of the configuration in the Inactive Memory Bank, usually
taken from the SCL file.
IP PARAMETERS
IP Address 0.0.0.0
Displays the unique network IP address that identifies the relay.
Subnet Mask 0.0.0.0
Displays the sub-network the relay is connected to.
Gateway 0.0.0.0
Displays the IP address of the gateway (proxy) the relay is connected to, if any.
SNTP PARAMETERS
SNTP Server 1 0.0.0.0
Displays the IP address of the primary SNTP server.
SNTP Server 2 0.0.0.0
Displays the IP address of the secondary SNTP server.
IEC 61850 SCL
IED Name Data
8 character IED name, which is the unique name on the IEC 61850 network for the IED,
usually taken from the SCL file.
IEC 61850 GOOSE
GoID Data
64 character GOOSE Identifier, used for naming the published GOOSE message. Default
GoID is TEMPLATESystem/LLN0$GO$gcbST.
GoEna 0x00000000 0x00000000 0x11111111 1
Setting to enable GOOSE publisher settings.
Test Mode 0x00000000 0x00000000 0x11111111 1
The Test Mode cell allows the test pattern to be sent in the GOOSE message, for example
for testing or commissioning.
VOP Test Pattern 0x00000000 0x00000000 0xFFFFFFFF 1
The 32-bit test pattern applied in Forced test mode.
Ignore Test Flag No No, Yes
When set to Yes, the test flag in the subscribed GOOSE message is ignored, and the data
treated as normal.
Settings P64x/EN ST/A42

MiCOM P642, P643, P645

(ST) 4-77

ST
1.3.17 Control input labels
Menu text Default setting Setting range Step size
CTRL I/P LABELS
Control Input 1 Control Input 1 16 Character Text
Text label to describe each individual control input. This text is displayed when a control
input is accessed by the hotkey menu. It is displayed in the programmable scheme logic
description of the control input.
Control Input 2 to 32
Control Input
2 to 32
16 Character Text
Text label to describe each individual control input. This text is displayed when a control
input is accessed by the hotkey menu and it is displayed in the programmable scheme
logic description of the control input.

P64x/EN ST/A42 Settings

(ST) 4-78

MiCOM P642, P643, P645

ST

Operation P64x/EN OP/A42

MiCOM P642, P643, P645


OP
OPERATION










Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams:


10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)

P64x/EN OP/A42 Operation



MiCOM P642, P643, P645

OP


Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-1

OP
CONTENTS
(OP) 5-
1. SIGNAL PROCESSING 5
2. OPERATION OF INDIVIDUAL PROTECTION FUNCTIONS 6
2.1 Differential protection (DIFF) 6
2.1.1 Enabling or disabling differential protection 6
2.1.2 Ratio correction 6
2.1.3 Vector group matching 8
2.1.4 Tripping characteristics 15
2.1.4.1 Delayed bias 15
2.1.4.2 Transient bias 15
2.1.4.3 Maximum bias 16
2.1.5 High-set differential protection function 17
2.1.6 Low-set differential protection function 17
2.1.7 Magnetizing inrush current blocking 17
2.1.8 Overfluxing restraint 20
2.2 Restricted earth fault protection (REF) 22
2.2.1 Transient bias 24
2.3 Overcurrent protection (50/51) 25
2.3.1 RI curve 27
2.3.2 Timer hold facility 27
2.4 Directional overcurrent protection (67) 28
2.4.1 Synchronous polarization 29
2.5 Earth fault 30
2.5.1 IDG curve 30
2.6 Directional earth fault protection (DEF) 31
2.6.1 Residual voltage polarization 32
2.6.2 Negative sequence polarization 32
2.7 Negative sequence overcurrent protection (NPS) (46 OC) 33
2.8 Stub bus protection 35
2.8.1 Inputs 36
2.8.2 Outputs 36
2.8.3 Operation 36
2.9 Circuit breaker fail protection (CBF) 38
2.10 Overvoltage protection 40
2.11 Undervoltage protection 41
2.12 Residual overvoltage (neutral displacement) protection 42
2.13 Frequency protection 43
2.14 Thermal overload protection (49) 45
2.14.1 Inputs 45
P64x/EN OP/A42 Operation

(OP) 5-2

MiCOM P642, P643, P645

OP


statistics



ult monitoring


re device (RTD) thermal protection

OTECTION FUNCTIONS
2.14.2 Outputs 46
2.14.3 Operation 46
2.15 Loss of life 48
2.15.1 Inputs 49
2.15.2 Outputs 49
2.15.3 Operation 49
2.16 Through fa 51
2.16.1 Inputs 52
2.16.2 Outputs 52
2.17 Resistive temperatu 52
2.18 Current loop inputs and outputs 53
2.18.1 Current loop inputs 53
2.18.2 Current loop output 56
2.19 Overfluxing protection (V/f) 60
3. OPERATION OF NON-PR 64
3.1 Current transformer supervision (CTS) 64
3.2 Circuitry fail alarm 66
3.3 VT supervision 66
3.3.1 Loss of one or tw 67 o phase voltages
er load conditions




ogic
g groups
mn
D indication
output contacts


3.3.2 Loss of all three phase voltages und 67
3.3.3 Absence of three phase voltages upon line energization 67
3.3.3.1 Inputs 69
3.3.3.2 Outputs 70
3.3.4 Operation 70
3.3.5 Pole dead l 71
3.4 Changing settin 73
3.5 Control inputs 74
3.6 PSL DATA colu 75
3.7 Auto reset of trip LE 75
3.8 Reset of programmable LEDs and 76
3.9 Real time clock synchronization via opto-inputs 76
3.10 Function keys 77

Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-3

OP
Figure 36 Current loop input logic diagram 56
FIGURES
Figure 1 CT para mismatch logic diagram (firmware version 02B) 7
The CT para mistmatch logic implemented in firmware version 02C onwards is as follows: 7
Figure 2 CT para mismatch logic diagram (firmware version 02C onwards) 8
In some applications, if the tertiary winding ratio correction factor is lower than 0.05, it may be preferred to
automatically remove the tertiary current from the differential calculation. The logic shown in Figure 2
allows the relay to do so. 8
Figure 3 Software interposing CTs for a Yd1 transformer 9
Figure 4 Yy transformer connections 11
Figure 5 Software interposing CTs for a Yy0 transformer 12
Figure 6 Yd or Dy transformer connections 13
Figure 7 Tripping characteristic of differential protection 16
Figure 8 Transformer magnetizing characteristic 18
Figure 9 Magnetizing inrush phenomenon 18
Figure 10 Magnetizing inrush current waveforms 19
Figure 11 Inrush stabilization (second harmonic blocking) 20
Figure 12 Overfluxing restraint 21
Figure 13 Differential protection 22
Figure 14 Low impedance REF characteristic 25
Figure 15 Non-directional overcurrent logic diagram 28
Figure 16 Directional overcurrent logic 29
Figure 17 Non-directional EF logic (single stage) 30
Figure 18 IDG characteristic 31
Figure 19 Directional EF with neutral voltage polarization (single state) 32
Figure 20 Directional EF with negative sequence polarization (single stage) 33
Figure 21 Negative sequence overcurrent non-directional operation 34
Figure 22 Directionalizing the negative phase sequence overcurrent element 34
Figure 23 Stub bus trip 35
Figure 24 Stub bus activation logic 37
Figure 25 Differential trip blocked due to stub bus activation 38
Figure 26 CB fail logic 39
Figure 27 Overvoltage logic diagram (single stage) 40
Figure 28 Undervoltage logic diagram (single stage) 41
Figure 29 Residual overvoltage logic (single stage) 42
Figure 30 Underfrequency logic (single stage) 43
Figure 31 Overfrequency logic (single stage) 44
Figure 32 Through fault alarm logic 51
Figure 33 Connection for RTD thermal probes 52
Figure 34 RTD logic diagram 53
Figure 35 Relationship between the transducer measuring quantity and the current input range 55
P64x/EN OP/A42 Operation

(OP) 5-4

MiCOM P642, P643, P645

OP
output and the relay measurement
characteristic
d to the differential protection
ristic
s 01B and 01D
r
CB closed signals
Figure 37 Relationship between the current 57
Figure 38 Overfluxing logic diagram 62
Figure 39 IDMT overfluxing protection 62
Figure 40 Reset characteristic 63
Figure 41 CTS I1 setting applie 64
Figure 42 Differential CTS logic diagram 65
Figure 43 Circuitry fail alarm fault characte 66
Figure 44 VTS logic included in software version 68
Figure 45 VTS logic included in software versions 02B and furthe 69
Figure 46 P643/5 Pole dead logic 72
Figure 47 P643/5 Pole dead logic 73
Figure 48 Trip LED logic diagram 76

Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-5

OP
1. SIGNAL PROCESSING
The sampling rate of the P64x is 24 samples per cycle. The raw samples of each channel
are buffered in a 2-cycle rotating buffer.
One-cycle Fourier filter is used to extract the fundamental sine and cosine components of
each signal channel, and the second and fifth harmonic sine and cosine components of
every phase differential current.
Magnitude and phase angle for each channel is calculated, as well as other derived
quantities.
The protection functions require a combination of raw samples, Fourier components,
magnitudes, phase, and other derived quantities as appropriate. These are specified in the
analogue input section of each function.
Data acquisition is performed at a rate of 24 samples per cycle. The frequency tracking runs
from the protection scheduler every 3rd sample. The differential protection task runs every 3
samples. The programmable scheme logic and the current differential run at a rate of 8
times per cycle. The following table shows the execution rate of other functions:
Function
Execution rate
(times/cycle)
CTS 8
REF, VTS, poledead 4
Phase overcurrent, negative phase overcurrent, standby
overcurrent, breaker failure, under/overvoltage, residual overvoltage
2
CLIO, RTD, overflux, through fault monitoring, thermal overload 1
Table 1: Execution rates
The frequency tracking algorithm is used to determine the power system frequency and to
adjust the sampling clock so that it will be in exact multiples of the power system frequency.
The P64x frequency tracking range is 45 to 66 Hz. The relay will track fundamental
frequency down to the following levels of voltage (10V 5%) and current (50 mA). The
frequency tracking channel order is VA, VB, VC, VX, IA1, IB1, IC1, IA2, IB2, IC2, IA3, IB3,
IC3, IA4, IB4, IC4, IA5, IB5, IC5. VA, VB, VC are only available in P643/5 when the three-
phase VT option is selected. The voltage channels have the priority. Only if a voltage
channel is not available, a current channel would be used. If a current channel is being used
and a voltage channel becomes available, the frequency tracking will automatically switch to
the voltage channel. However, if neither a voltage channel nor IA1 are on hand, IB1 would
be used. If IA1 becomes available and not voltage channel is available, the frequency
tracking algorithm will continue using IB1.

P64x/EN OP/A42 Operation

(OP) 5-6

MiCOM P642, P643, P645

2. OPERATION OF INDIVIDUAL PROTECTION FUNCTIONS
The following sections detail the individual protection functions.
2.1 Differential protection (DIFF)
The P64x is designed for the protection of transformers as well as for the protection of
motors and reactors and of other two-winding (P642, P643, P645), three-winding (P643,
P645) or five biased inputs (P645) arrangements.
For application of the device as transformer differential protection, ratio correction is
required. This is achieved simply by setting of the reference power generally the nominal
power of the transformer and of the primary nominal voltages for all windings of the
transformer. To minimise unbalance due to tap changer operation, current inputs to the
differential element should be matched for the mid-tap position and not the nominal voltage.
Vector group matching is achieved by input of the relevant vector group identification
number. Zero-sequence current filtering is also available. For conditions where it is possible
to temporarily load the transformer with a voltage in excess of the nominal voltage, the
overfluxing blocking prevents unwanted tripping. The 5th harmonic blocking feature does
not require a voltage signal. A 5th harmonic signal is derived from the differential current
waveform on each phase and blocking is on a per phase basis. The overfluxing protection
should be used in such applications to protect the transformer accordingly.
For applications as a differential protection device for motors, the second harmonic blocking
(inrush compensation) can be set to maximum. The start-up of directly switched
asynchronous motors represents a problem in differential protection due to transient
transformer saturation caused by a displacement of the start-up current for relatively high
primary time constants. The P64x uses transient bias to reduce the effects of CT saturation.
OP
2.1.1 Enabling or disabling differential protection
Differential protection can be disabled or enabled from the local control panel. Moreover,
enabling can be done separately for each setting group. To enable the differential
protection, set the cell [090C: Diff Protection] to enabled under the CONFIGURATION menu
heading. Also the differential function must be enabled in the required setting group, for
example, set the cell [3101: Trans Diff] to enabled under GROUP 1 DIFF PROTECTION
menu heading. This enables setting group1 differential protection.
2.1.2 Ratio correction
The MiCOM P64x relay automatically calculates the ratio correction factor for each winding.
The reference power for the protected object, identical for all windings, needs to be defined.
For two-winding arrangements, the nominal power will usually be the reference power. For
three transformers, the nominal power of the highest-power winding should be set as the
reference power. The reference power is set in the cell [3007: Sref] under the GROUP 1
SYSTEM CONFIG menu heading.
The P64x calculates the ratio correction factors on the basis of the reference power, winding
nominal voltage, and primary nominal currents of the current transformers.
n nom
ref
n nom
n amp
n nom
ref
n ref
V
S
I
K
V
S
I
,
,
,
,
,
3
3
= =
Sref: common reference power for all ends
n: is CT1, CT2, CT3, CT4, CT5 for each of the CT inputs
Iref,n reference current for the respective CT input
Kamp,n: amplitude-matching factor for the respective CT input
Inom,n: primary nominal currents for the respective CT input
Vnom,n: primary nominal voltage for the respective CT input

Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-7

The P64x checks that the matching factors are within their permissible ranges. The
matching factors must satisfy the following condition:
The matching factors must always be 0.05 Kamp,n 20
The following description only applies to firmware version 02B. In three winding transformer
protection, the weakest winding is not associated with any restriction of the settings for the
ratio correction. The weakest winding is based on the CT primary nominal current. The
smallest CT primary nominal current determines the weakest winding.
If the P64x calculates a matching factor that does not satisfy the above conditions, a
warning, CT para mistmatch alarm [DDB 482], is issued and the P64x will be blocked
automatically.
The following figure shows the CT para mistmatch logic diagram available in firmware
version 02B.

OP
Figure 1 CT para mismatch logic diagram (firmware version 02B)
The CT para mistmatch logic implemented in firmware version 02C onwards is as follows:
P64x/EN OP/A42 Operation

(OP) 5-8

MiCOM P642, P643, P645

One CT is configured to more than
one winding simultaneously
Winding configuration = HV/LV
The ratio correction factor
(amplitude matching factor) of any
winding is out of range
AND
Winding configuration = HV/LV/TV
The ratio correction factor
(amplitude matching factor) of the
HV winding is out of range
OR
AND
OR
Set CT para
mismatch alarm
Reset CT para
mistmatch alarm
The ratio correction factor
(amplitude matching factor) of the
LV winding is out of range
The ratio correction factor
(amplitude matching factor) of the
TV winding is out of range
The ratio correction factor
(amplitude matching factor) of the
TV winding is greater than 20
AND
The ratio correction factor
(amplitude matching factor) of the
TV winding is less than 0.05
AND
Remove the TV current inputs from
the differential calculation
P4434ENa

OP
Figure 2 CT para mismatch logic diagram (firmware version 02C onwards)
In some applications, if the tertiary winding ratio correction factor is lower than 0.05, it may
be preferred to automatically remove the tertiary current from the differential calculation. The
logic shown in Figure 2 allows the relay to do so.
The measured values of the phase currents of the windings of the protected object are
multiplied by the relevant matching factors and are then available for further processing.
Consequently, all threshold values and measured values always refer back to the relevant
reference currents rather than to the transformer nominal currents or the nominal currents of
the device.
2.1.3 Vector group matching
The transformer HV windings are indicated by capital letters and the LV winding by lower
case letters. The numbers refer to positions on a clock face and indicate the phase
displacement of balanced 3-phase LV line currents with respect to balanced 3-phase HV line
currents. The HV side is taken as reference and it is the 12 oclock position. Therefore, each
hour represents a 30 shift; i.e. 1 represents a 30 lag and 11 represents a 30 lead (LV with
respect to HV). An additional N, YNd1, (lower case for LV, d) indicates a neutral to earth
connection on the high voltage winding of the power transformer.
By studying the relative phase shifts that can be obtained, it can be seen that star-star
windings allow even vector group configurations and star-delta/delta-star windings allow odd
group configurations.
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-9

Examples
A YNd1 connection indicates a two winding transformer with an earthed, Star-
connected, high voltage winding and a Delta-connected low voltage winding. The low
voltage balanced line currents lag the high voltage balanced line currents by 30 (30
phase shift).
A Dyn1yn11 connection indicates a three winding transformer with a Delta-connected
high voltage winding and two earthed Star-connected low voltage windings. The
phase displacement of the first LV winding with respect to the HV winding is 30 lag
(30 phase shift), the phase displacement of the second LV winding with respect to
the HV winding is 30 lead (+30 phase shift).
Vector group matching is performed on the amplitude-matched phase currents of the low-
voltage and tertiary voltage side in accordance with the characteristic vector group number.
When the P64x is configured to protect a Yd1 transformer, the software interposing CTs
used by the relay to achieve vector correction are as shown in Figure 3. No vector
correction is performed on the HV amplitude matched phase currents. If the relay is in
simple mode, zero sequence filtering is applied when the cell [HV Grounding] under the
GROUP 1 SYSTEM CONFIG menu heading is set to grounded. If the relay is in advanced
mode, the zero sequence filtering is enabled or disabled in the cell [Zero seq filt HV] under
the GROUP 1 DIFF PROTECTION menu heading. Therefore, on the Y high voltage side of
the transformer the software interposing CT is either Yy0 (no zero sequence filtering is
required) or Ydy0 (zero sequence filtering is required). The currents on the low voltage side
lag by 30 the currents on the high voltage side due to the vector group (1). The relay brings
the low voltage current in phase with the high voltage current by using a Yd11 software
interposing CT on the low voltage side.
OP

Figure 3 Software interposing CTs for a Yd1 transformer
Consider the Y grounded winding of the Yd1 transformer during external ground faults on the
high voltage side. Also consider that a source is connected to the delta side. The zero
sequence component of the fault current flows through the grounded neutral that lies inside
the transformer differential protection zone. The zero sequence component of the fault
current is only seen by the CTs in the HV side. Therefore, zero sequence filtering for a Y
grounded winding must be enabled to avoid undesirable tripping when an external ground
fault occurs.
The Ydy0 software interposing CT is the equivalent of subtracting the zero sequence
component from the phase currents on the high voltage side. The zero-sequence current is
determined as follows from the amplitude-matched phase currents:
P64x/EN OP/A42 Operation

(OP) 5-10

MiCOM P642, P643, P645

( )
n zero amp n A amp filtered n A amp
n C amp n B amp n A amp n zero amp
I I I
I I I I
, , , , , , ,
, , , , , , , ,
3
1
=
+ + =

n: CT1, CT2, CT3, CT4, CT5 for each of the CT inputs
Iamp,zero,n: zero sequence amplitude matched current for the respective CT input
Iamp,A,n: phase A amplitude matched current of the respective CT input
The grounding transformer connected to the LV side of the power transformer provides a
path for LV ground faults. To avoid misoperation during external ground faults the zero
sequence component needs to be filtered. In addition, the LV currents need to be in phase
with the HV currents. The P64x achieves zero sequence filtering and vector correction by
using a Yd11 software interposing CT.
As previously discussed, star-star windings allow even vector group configurations and star-
delta/delta-star windings allow odd group configurations. The following tables show that for
all odd-numbered vector group characteristics the zero-sequence current on the low-voltage
side is basically always filtered out, whereas for even-numbered vector group characteristics
the zero-sequence current on the low-voltage side is never filtered out automatically. The
latter is also true for the high-voltage side since in that case, as explained above, no vector
correction is performed.
OP
Vector group matching and zero-sequence current filtering must always be viewed in
combination. Tables 1, 2 and 3 list the mathematical phasor operations executed by the
P64x during vector correction.
The indices in the formulae have the following meaning:
am: amplitude-matched
s: amplitude- and vector group-matched
x: phase A, B or C
y: differential measuring system that corresponds to phases A, B or C.
n: CT1, CT2, CT3, CT4, CT5 for each of the CT inputs
x+1: cyclically lagging phase
x-1: cyclically leading phase
No vector correction is done on the HV side of the transformer. Only zero sequence filtering
is carried on if in the simple mode the winding is set as grounded or if in the advanced mode
the high voltage zero sequence filter is enabled. As a result, the relay may perform the
following mathematical operations on the HV side:
With I
zero
filtering Without I
zero
filtering
0
n zero amp n x amp n y vec
I I I
, , , , , ,
=
n x amp n y vec
I I
, , , ,
=
Table 2: Mathematical phasor operations on the HV side
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-11

The following figure shows the various even-numbered vector group configurations:
Yy0 Yy2
Yy6
Yy10
Yy8
Yy4
A
B
C
a
b
c
a
b
c
A
B
C
A
B
C
a
b
c
A
B
C
a
b
c
A
B
C
a
b
c
A
B
C
a
b
c
P4251ENa

OP
Figure 4 Yy transformer connections
Considering the configurations shown in Figure 4.
In a Yy0 power transformer configuration, the LV currents are already in phase with the
HV currents. Therefore, the relay only filters the zero sequence current as required.
In a Yy2 power transformer configuration, the LV currents lag the HV currents by 60.
To bring the LV currents in phase with the HV currents, the P64x uses a Yy10 software
interposing CT.
In a Yy4 power transformer configuration, the LV currents lag the HV currents by 120.
To bring the LV currents in phase with the HV currents, the P64x uses a Yy8 software
interposing CT.
In a Yy6 power transformer configuration, the LV currents lag the HV currents by 180.
To bring the LV currents in phase with the HV currents, the P64x uses a Yy6 software
interposing CT.
In a Yy8 power transformer configuration, the LV currents lead the HV currents by 120.
To bring the LV currents in phase with the HV currents, the P64x uses a Yy4 software
interposing CT.
In a Yy10 power transformer configuration, the LV currents lead the HV currents by 60.
To bring the LV currents in phase with the HV currents, the P64x uses a Yy2 software
interposing CT.
P64x/EN OP/A42 Operation

(OP) 5-12

MiCOM P642, P643, P645

The following table shows the mathematical operations, equivalent to the corresponding
software interposing CT, on the low-voltage side for an even-numbered vector group
characteristic.
VG With I
zero
filtering Without I
zero
filtering
0
n zero amp n x amp n y vec
I I I
, , , , , ,
=
n x amp n y vec
I I
, , , ,
=
2
( )
n zero amp n x amp n y vec
I I I
, , , 1 , , ,
=
+ n x amp n y vec
I I
, 1 , , , +
=
4
n zero amp n x amp n y vec
I I I
, , , 1 , , ,
=
n x amp n y vec
I I
, 1 , , ,
=
6
( )
n zero amp n x amp n y vec
I I I
, , , , , ,
=
n x amp n y vec
I I
, , , ,
=
8
n zero amp n x amp n y vec
I I I
, , , 1 , , ,
=
+ n x amp n y vec
I I
, 1 , , , +
=
10
( )
n zero amp n x amp n y vec
I I I
, , , 1 , , ,
=
n x amp n y vec
I I
, 1 , , ,
=
OP
Table 3: Mathematical phasor operations on the LV side of Yy power transformers
Figure 5 shows the software interposing CTs used by the P64x when a Yy0 power
transformer is being protected. Notice that zero sequence filter is enabled on the HV and LV
sides since Ydy0 interposing CTs are being used.
A
B
C
a
b
c
a
b
c
a
b
c
a
b
c
D
B B
B B
B B
D D
Ydy0 software interposing CT Ydy0 software interposing CT
P64x
Yy0
P4264ENa

Figure 5 Software interposing CTs for a Yy0 transformer
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-13

The following figure shows the various odd-numbered vector group configurations:

OP
Figure 6 Yd or Dy transformer connections
Considering the configurations shown in Figure 6
In a Dy1 or Yd1 power transformer configuration, the LV currents lag the HV currents
by 30. The P64x uses a Yd11 software interposing CT to bring the LV currents in phase
with the HV currents.
In a Dy3 or Yd3 power transformer configuration, the LV currents lag the HV currents
by 90. The P64x uses a Yd9 software interposing CT to bring the LV currents in phase
with the HV currents.
P64x/EN OP/A42 Operation

(OP) 5-14

MiCOM P642, P643, P645

In a Dy5 or Yd5 power transformer configuration, the LV currents lag the HV currents
by 150. The P64x uses a Yd7 software interposing CT to bring the LV currents in phase
with the HV currents.
In a Dy7 or Yd7 power transformer configuration, the LV currents lead the HV currents
by 150. The P64x uses a Yd5 software interposing CT to bring the LV currents in phase
with the HV currents.
In a Dy9 or Yd9 power transformer configuration, the LV currents lead the HV currents
by 90. The P64x uses a Yd3 software interposing CT to bring the LV currents in phase
with the HV currents.
In a Dy11 or Yd11 power transformer configuration, the LV currents lead the HV currents
by 30. The P64x uses a Yd1 software interposing CT to bring the LV currents in phase
with the HV currents.
The next table shows the mathematical operations, equivalent to the corresponding software
interposing CT, on the low-voltage side for an odd-numbered vector group characteristic:
OP
VG With or without I
zero
filtering
1
( )
n x amp n x amp n y vec
I I I
, 1 , , , , ,
3
1
+
=
3
( )
n x amp n x amp n y vec
I I I
, 1 , , 1 , , ,
3
1
+
=
5
( )
n x amp n x amp n y vec
I I I
, , , 1 , , ,
3
1
=


7
( )
n x amp n x amp n y vec
I I I
, , , 1 , , ,
3
1
=
+

9
( )
n x amp n x amp n y vec
I I I
, 1 , , 1 , , ,
3
1
+
=
11
( )
n x amp n x amp n y vec
I I I
, 1 , , , , ,
3
1

=
Table 4: Mathematical phasor operations on the LV side of Yd or Dy power transformers
Vector group matching is by input of the vector group identification number provided that the
phase currents of the high and low voltage side(s) are connected in standard configuration.
For other configurations, special considerations may apply. A reverse phase rotation (phase
sequence A-C-B) needs to be taken into account by making the appropriate setting at the
P64x. The P64x will then automatically form the complementary value of the set vector
group ID to the number 12 (vector group ID = 12 - set ID).
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-15

2.1.4 Tripping characteristics
The differential and bias currents for each phase are calculated from the current variables
after amplitude and vector group matching.
Calculation of differential and biased currents is as follows:
5 , , 4 , , 3 , , 2 , , 1 , , , CT y s CT y s CT y s CT y s CT y s y diff
I I I I I I + + + + =

+ + + + =
5 , , 4 , , 3 , , 2 , , 1 , , ,
5 . 0
CT y s CT y s CT y s CT y s CT y s y bias
I I I I I I
y is the measuring system that corresponds to phases A, B or C.
s is the current after the amplitude and vector group are matched.
To provide further stability for external faults, additional measures are considered on the
calculation of the bias current:
OP 2.1.4.1 Delayed bias
The bias quantity is the maximum of the bias quantities calculated within the last cycle. This
is to maintain the bias level, therefore stability is provided when an external fault is cleared.
This feature is implemented on a per-phase basis. The algorithm is expressed as follows; the
function is executed 8 times per cycle:
I
bias,y
(n) = Maximum [I
bias,y
(n), I
bias,y
(n-1), ........., I
bias,y
(n 7)]
2.1.4.2 Transient bias
If there is a sudden increase in the mean-bias measurement, an additional bias quantity is
introduced in the bias calculation, on a per-phase basis. This quantity, named transient bias,
decays exponentially. The transient bias resets to zero once the relay trips, or if the mean-
bias quantity is below the Is1 setting. The transient bias is used to make the protection
stable for external faults and allows for the time delay in CT saturation caused by small
external fault currents and high X/R ratios. For single-end or double-end fed faults the
differential current is dominant and the transient bias has no effect.
The transient bias is removed after the relay has tripped to avoid the possibility of chattering.
It is also removed when Ibias is less than Is1 to avoid the possibility of residual values due to
the numerical effects.
No transient bias is produced under load switching conditions. Also, no transient bias is
generated when the CT comes out of saturation.
P64x/EN OP/A42 Operation

(OP) 5-16

MiCOM P642, P643, P645

2.1.4.3 Maximum bias
The bias quantity used per phase for the percentage bias characteristic is the maximum
delayed bias current calculated from all three phases:
I
bias,max
= Maximum [I
bias,A
, I
bias,B
, I
bias,C
]
The bias currents are available as measurements displays and in the fault records. These
currents are the mean bias from all the windings before any additional bias is added.
The tripping characteristic of the differential protection device P64x has two knees. The first
knee is dependent on the settings of I
s1
and K1. The second knee of the tripping
characteristic is defined by the setting I
s2
. The lower slope provides sensitivity for internal
faults. The higher slope provides stability under through fault conditions, since transient
differential currents may be present due to current transformer saturation.
The characteristic equations for the three different ranges are given below. Figure 7 shows
the tripping characteristic.
OP Characteristic equation for the range:
1
1
0
K
I
I
s
bias
:

1 s diff
I I =
Characteristic equation for the range:
2
1
1
s bias
s
I I
K
I
:

bias diff
I K I =
1

Characteristic equation for the range: :
2 s bias
I I
( )
2 2 2 1 s bias s diff
I I K I K I + =
K
1
: gradient of characteristic in range
2
1
1
s bias
s
I I
K
I

K
2
: gradient of characteristic in range
2 s bias
I I
Ibias/Inom
Idiff/Inom
Is-cctfail
Is1
Is-CTS
Is-HS1
Is-HS2
Is2
K1
K2
K-cctfail
P64x transformer biased differential characteristic
Restraint region
Operating region
P4266ENa

Figure 7 Tripping characteristic of differential protection
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-17

2.1.5 High-set differential protection function
The high set 1 algorithm uses a peak detection method to achieve fast operating times. The
peak value is the largest absolute value in the latest 24 samples (latest cycle). Since the
high set 1 algorithm uses a peak detection method, Is-HS1 is set above the expected highest
magnetizing inrush peak to maintain immunity to magnetizing inrush conditions. To declare
high set 1 trip, two conditions must be fulfilled:
The peak value of the differential current is greater than Is-HS1 setting.
The bias characteristic is in the operating region.
Above the adjustable threshold Is-HS1 of the differential current, the P64x will trip without
taking into account either the second harmonic blocking or the overfluxing blocking, but the
bias current is considered. The high set 1 resets when the differential and bias currents are
in the restraint area (gray area in Figure 7).
The high set 2 algorithm uses Fourier quantities. If the differential current exceeds the
adjustable threshold Is-HS2, the bias current, the second harmonic and overfluxing restraints
are no longer taken into account. As a result, the P64x issues a high set 2 trip regardless of
the harmonic blocking or biased current. The high set 2 element resets when the differential
current drops below 0.95*Is-HS2.
OP
2.1.6 Low-set differential protection function
Transient bias is added for through fault stability. The transient bias is on a per-phase basis
and is not affected by K1 or K2 settings.
Once the differential and bias currents are calculated, the following comparisons are made
and an operate/restrained signal is obtained:
Flat slope:
1
1
max ,
K
I
I
s
bias

1 s diff
I I
K1 slope:
2 max ,
1
1
s bias
s
I I
K
I


Bias Transient I K I
bias diff
+
max .
1
K2 slope:
max , 2 bias s
I I
( ) Bias Transient I I K I K I
s bias s diff
+ +
2 max .
2
2
1
A count strategy is used so that the protection operates slower near the boundary of
operation. This approach is used to stabilise the relay under some marginal transient
conditions. The protection trips on a count of 2, which is approximately 5 ms after fault
detection. The count is increased to 4 if the differential current is within 0.5*Is1 of the
threshold.
2.1.7 Magnetizing inrush current blocking
The phenomenon of magnetizing inrush is a transient condition which occurs primarily when
a transformer is energized. It is not a fault condition, and therefore does not require the
operation of the protection, which, on the contrary must remain stable during the inrush
transient.
Magnetizing inrush can occur under three conditions: initial, recover and sympathetic.
Initial Magnetization Inrush:
The initial magnetising inrush may occur when energizing the transformer after a prior period
of de-energization. This has the potential of producing the maximum magnetizing inrush.
P64x/EN OP/A42 Operation

(OP) 5-18

MiCOM P642, P643, P645

OP
he
The following figure portrays a transformer magnetising characteristic. To minimise material
costs, weight and size, transformers are generally operated near to the knee point of t
magnetising characteristic. Consequently, only a small increase in core flux above normal
operating levels will result in a high magnetising current.

Figure 8 Transformer magnetizing characteristic
Under normal steady state conditions, the magnetising current associated with the operating
flux l owever, if a transformer winding is evel is relatively small (2-5% of full load current). H
energised at a voltage zero, with no remnant flux, the flux level during the first voltage cycle
(2 x normal max flux) will result in core saturation and in a high, non-sinusoidal magnetising
current waveform. This current is commonly referred to as magnetising inrush current and
may persist for several cycles. The maximum initial-magnetizing current may be as high as
8-30 times the full-load current. Resistance in the supply circuit and transformer and the
stray losses in the transformer reduce the peaks of the inrush current such that it decays to
the normal exciting current value. The time constant varies from 10 cycles to as long as 1
minute in very high inductive circuits. The following figure shows the magnetising inrush
phenomenon.

Figure 9 Magnetizing inrush phenomenon
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-19

OP
The magnitude and duration of magnetising inrush current waveforms are dependant upon a
number of factors such as transformer design, size, system fault level, point on wave of
switching, number of banked transformers etc.
Some inrush will always occur in one or two phases and generally all three phases in a three
phase circuit. The next figure indicates typical magnetising inrush wave forms as seen by
the differential protection.
P4269ENa

Figure 10 Magnetizing inrush current waveforms
Recovery magnetising inrush:
As stated in IEEE Std. C37.91-2000, magnetising inrush can be caused by any abrupt
change of magnetising voltage. These include the occurrence of a fault, the removal of the
fault, change of character of a fault (a single phase fault evolving to two phase fault). The
recovery inrush is when the voltage returns back to normal. The worst case of recovery
inrush occurs after a solid three phase external fault near a transformer bank is removed and
the voltage gets back to normal.
Sympathetic magnetising inrush:
According to IEEE Std. C37.91-2000, a severe magnetising inrush may occur when
energising a transformer at a station at which at least one other transformer is already
energised. This inrush will involve transformers that are already energised as well as
transformers being energised. This inrush transient may be particularly long in duration.
The inrush into the transformer being energised occurs during the opposite half-cycle to that
of the already energised transformer. Therefore the net inrush into all transformers may
approximate a sine wave of fundamental frequency, and therefore not operate the second
harmonic blocking unit of the differential relay if it is protecting both parallel transformers.
As described above, when an unloaded transformer is energized, the inrush current at
unfavourable points on wave such as for voltage zero may have values that exceed the
transformer nominal current several times over. Since the high inrush current flows on the
connected side only, the tripping characteristic of differential protection may give rise to a trip
unless stabilizing action is taken. The fact that the inrush current has a high proportion of
second harmonics offers a possibility of stabilization against tripping by the inrush current.
The P64x filters the differential current. The fundamental I
diff
(fn) and second harmonic
components I
diff
(2*fn) of the differential current are determined. Second harmonic blocking is
phase segregated. If the ratio I
diff
(2*fn)/I
diff
(fn) exceeds a specific adjustable value in at least
one phase in two consecutive calculations, tripping is blocked optionally in one of the
following modes:
Across all three phases
Selectively for one phase
There will be no blocking if the differential current exceeds the set thresholds Is-HS1 or
Is-HS2.

P64x/EN OP/A42 Operation

(OP) 5-20

MiCOM P642, P643, P645

Counter = 0
Any phase
Idiff (2 fn)/Idiff
(fn) > Settings
No
Yes
Counter += 1
Counter >= 2
Block single phase
OP
Yes
Drop off
low-set diff
Return
Block three phase
low-set diff
Cross block
setting
No
Yes
No
P4270ENa

Figure 11 Inrush stabilization (second harmonic blocking)
2.1.8
exceeds the set thresholds Is-HS1 or
Overfluxing restraint
If the transformer is loaded with a voltage in excess of the nominal voltage, saturation effects
occur. Without stabilization, these could lead to differential protection tripping. The fact that
the current of the protected object under saturation conditions has a high proportion of fifth
harmonic serves as the basis of stabilization.
The P64x filters the differential current and determines the fundamental component Idiff(fn)
and the fifth harmonic component Idiff(5fn). If the ratio Idiff(5fn)/Idiff(fn) exceeds the set
value Ih(5)%> in at least one phase in two consecutive calculations, and if the differential
current is larger than 0.1 pu (minimum setting of Is1), tripping is blocked selectively for one
phase.
There will be no blocking if the differential current
Is-HS2.

Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-21


OP
Figure 12 Overfluxing restraint
The following logic diagram shows the inhibiting of the differential algorithm by magnetizing
inrush or overfluxing conditions:
P64x/EN OP/A42 Operation

(OP) 5-22

MiCOM P642, P643, P645


OP
Figure 13 Differential protection
2.2 Restricted earth fault protection (REF)
A low impedance restricted earth fault protection function per transformer winding is
available for up to three ends. The low impedance REF uses a triple slope biased
characteristic, the same as the differential current function. Low impedance REF is based
on comparing the vector sum of the phase currents of the transformer winding to the neutral
point current. The differential and bias currents are calculated from the current variables
after scaling the neutral current.
The calculation of differential and mean bias currents in single breaker applications is as
follows.
[ ] [ ]
N C B A bias
I K I , I , I max
2
1
I
CTn CTn CTn
+ =
r r r

[ ]
N C B A diff
I K I I I I
CTn CTn CTn
+ + + =
r r r

Where:
CTn = T1 CT, T2 CT, T3 CT, T4 CT or T5 CT. This is determined by the settings HV CT
Terminals, LV CT Terminals and TV CT Terminals. For example, if in a P645 the REF
function for the HV winding is enabled and the HV CT Terminals setting is 00001, then CTn
is CT1.
scaling factor = K = Neutral CT ratio / CTn ratio
The scaling factor is required to match the summation of the line currents with the current
measured in the star point.
IN = current measured by the neutral CT
The low impedance restricted earth fault function in the P64x can also be used in one and a
half breaker applications. Also the line CT ratios can be different. The relay uses the
following equations to calculate the mean bias and differential currents:
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-23

( ) ( ) ( ) [ ] [ ]
N 2 C 1 C B 1 B A 1 A bias
I K I K I , I K I , I K I max
2
1
I
CTm CTn CTm CTn CTm CTn
+ + + + =
r r r r r r


[ ]
N 2 C 1 B 1 A 1 C B A diff
I K I K I K I K I I I I
CTm CTm CTm CTn CTn CTn
+ + + + + + =
r r r r r r

Where:
CTn and CTm = T1 CT, T2 CT, T3 CT, T4 CT or T5 CT. CTn and CTm are the current
inputs assigned to each transformer winding, and they are given in the settings HV CT
Terminals, LV CT Terminals and TV CT Terminals. CTn is always the reference current, so
Is1 and Is2 settings are relative to this CT.
K1 = CTm ratio / CTn ratio
K2 = Neutral CT ratio / CTn ratio
IN = current measured by the neutral CT
For example, consider the HV REF function in a P645. If the HV CT Terminals setting is
00011, then CTn = T1 CT and CTm = T2 CT. Therefore, K1 = T2 CT ratio / T1 CT ratio and
K2 = Neutral CT ratio / T1 CT ratio.
Now, consider the LV REF function. If the LV CT Terminals setting is 11000, then CTn = 5
and CTm = 4. Therefore, K1 = T4 CT ratio / T5 CT ratio and K2 = Neutral CT ratio / T5 CT
ratio.
Finally, consider the TV REF function. Only current input three is available; therefore the LV
CT Terminals setting is 00100. In this case, the relay uses the differential and bias
equatio s, and K = Neutral CT ratio / T3 CT ratio.
In a P642 relay, the Is1 and Is2 settings of the HV REF function are relative to T1 CT. The
are relative to T2 CT.
T. If the
inding. If
T

are
gs of the LV REF function are relative to T5 CT. Is1 and Is2 settings of the TV
REF function are relative to T3 CT. If the TV CT Terminals setting is 00110, then T2 CT and
T3 CT are assigned to the TV winding. If the T3 CT setting changes, the Is1 and Is2 are
affected accordingly. However, if the T2 CT setting changes, the Is1 and Is2 settings are not
affected.
If current transformer supervision operates, the low impedance REF is blocked. The
activation of HV StubBus Act, LV StubBus Act or TV StubBus Act signals also blocks the low
ce REF on a per-winding basis.
. However, biasing increases the relay setting so the resulting differential current is
e further stability for external faults and
red on the calculation of the bias current.
OP
ns for single breaker application
Is1 and Is2 settings of the LV REF function
In a P643 relay, the Is1 and Is2 settings of the HV REF function are relative to T1 C
HV CT Terminals setting is 00011, then T1 CT and T2 CT are assigned to the HV w
the T1 CT setting changes, the Is1 and Is2 are affected accordingly. However, if the T2 C
setting changes, the Is1 and Is2 settings are not affected. The Is1 and Is2 settings of the LV
REF function are relative to T3 CT. The Is1 and Is2 settings of the TV REF function
relative to T2 CT.
In a P645 relay, the Is1 and Is2 settings of the HV REF function are relative to T1 CT. Is1
and Is2 settin
impedan
In a biased differential relay, the through current is measured and used to increase the
setting of the differential element. For heavy through faults, one CT in the scheme can be
expected to become more saturated than the other and hence differential current can be
produced
insufficient to cause operation of the relay. To provid
CT saturation, a transient bias current is conside
P64x/EN OP/A42 Operation

(OP) 5-24

MiCOM P642, P643, P645

OP
2.2.1 Transient bias
An additional bias quantity is introduced into the bias calculation, on a per-winding basis, if
there is a sudden increase in the mean bias calculation. Transient bias is added for through
fault stability and it decays exponentially. The transient bias is reset to zero once the relay
trip or if the mean bias quantity is below 0.5*Is1.
sient bias is removed after the relay has tripped to avoid the possibility of chattering.
e of bias.
able as measurements displays and in the fault records. These
ndings before any additional bias is added.
pedance REF has two knees. The first knee is
The second knee of the tripping characteristic is
The tran
It is also removed when Ibias is less than 0.5*Is1 to avoid the possibility of residual values
due to the numerical effects.
No transient bias is produced under load switching conditions or when the CT comes out of
saturation, which will also cause an increas
The bias currents are avail
currents are the mean bias from all the wi
The tripping characteristic of the low im
dependent on the settings of I
s1
and K1.
defined by the setting I
s2
. The lower slope provides sensitivity for internal faults. The higher
slope provides stability under through fault conditions, since transient differential currents
may be present due to current transformer saturation.
Once the differential and bias currents are calculated, the following comparisons are made
and an operate/restrained signal is obtained:
Flat slope:
1
,
K
I
y bias

1 s diff
I I
1
I
s
K1 slope:
2 ,
1 K
Bias Transient I K I
y bias diff
1 S
I I
I


s y bias
+
.
1
K2 slope:
y bias s
I I
, 2

( ) Bias Transient I I K I K I
s y bias s diff
+ +
2 .
2
2
1
In the equations above, I
bias,y
is the delayed bias and as explained previously it is the highest
bias current in the last cycle.
The protection trips on a count of 5, which is approximately 25 ms after fault detection.
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-25

OP
shows the operating characteristic for the low impedance REF. The next figure

Figure 14 a Low impedance REF ch racteristic
2.3 Overcurrent protection (50/51)
The overcurrent protection included in the P64x relays provides four-stage non-directional/
ree-phase ov t protection with independent time delay characteristics for
rmer winding ovecurrent element operating quantity is the vectorial
ssociated to a particular winding.
In a P642 relay, the HV Winding I>x Current Set settings are relative to T1 CT, and the LV
ng I>x Current Set settings are relative to T1 CT. If the HV
the
T1 CT setting changes, I>x Current Set is affected accordingly. However, if the T2 CT
setting changes, I>x Current Set settings are not affected. LV Winding I>x Current Set
settings are relative to T3 CT. TV Winding I>x Current Set settings are relative to T2 CT.
In a P645 relay, the HV Winding I>x Current Set settings are relative to T1 CT. The LV
Winding I>x Current Set settings are relative to T5 CT. The TV Winding I>x Current Set
settings are relative to T3 CT. If the TV CT Terminals setting is 00110, then T2 CT and T3
CT are assigned to the TV winding. If T3 CT setting changes, I>x Current Set settings are
affected accordingly. However, if the T2 CT setting changes, I>x Current Set settings are
not affected.
All overcurrent and directional settings apply to all three phases but are independent for
each of the four stages. The overcurrent element may be set as directional only if the three
phase VT input is available. The VT may be assigned to the HV, LV or TV winding.
Therefore, overcurrent directional elements are available to the winding which has the VT
input assigned.
The first two stages of overcurrent protection have time-delayed characteristics which are
selectable between inverse definite minimum time (IDMT), or definite time (DT). The third
and fourth stages have definite time characteristics only.
directional th ercurren
up to three transfo s. The
sum of the CT inputs a
Winding I>x Current Set settings are relative to T2 CT.
In a P643 relay, the HV Windi
CT Terminals setting is 011, then T1 CT and T2 CT are assigned to the HV winding. If
P64x/EN OP/A42 Operation

(OP) 5-26

MiCOM P642, P643, P645

OP
m; by means
of time alone, current alone or a combination of both time and current. Grading by means of
current is only possible where there is an appreciable difference in fault level between the
two relay locations. Grading by time is used by some utilities but can often lead to excessive
fault clearance times at or near source substations where the fault level is highest. For these
reasons the most commonly applied characteristic in coordinating overcurrent relays is the
IDMT type.
The inverse time delayed characteristics indicated above, comply with the following formula:
IEC curves IEEE curves
t = T x


(M

- 1)
Various methods are available to achieve correct relay co-ordination on a syste

+ L
or t = TD x


(M

- 1)

+ L
where:
t = Operation time
= Constant
M = /s
= Measured current
s = Current threshold setting
= Constant
L = ANSI/IEEE constant (zero for IEC curves)
T = Time multiplier setting for IEC curves
TD = Time dial setting for IEEE curves
Curv stant constant L constant e description Standard con
Standard Inverse IEC 0.14 0.02 0
Very Inverse IEC 13.5 1 0
Extremely Inverse IEC 80 2 0
Long Time Inverse UK 120 1 0
Rectifier UK 45900 5.6 0
Moderately Inverse IEEE 0.0515 0.02 0.114
Very Inverse IEEE 19.61 2 0.491
Extremely Inverse IEEE 28.2 2 0.1217
Inverse US 5.95 2 0.18
Short Time Inverse US 0.16758 0.02 0.11858
Note: The IEEE and US curves are set differently to the IEC/UK curves, with
regard to the time setting. A time multiplier setting (TMS) is used to
adjust the operating time of the IEC curves, whereas a time dial
setting is employed for the IEEE/US curves. The menu is arranged so
that if an IEC/UK curve is selected, the >1 Time Dial cell is not visible
and if the IEEE/US curve is selected the >1 TMS cell is not visible.
can used to calculate the inverse reset time for IEEE/US curves:
Note: The IEC/UK inverse characteristics can be used with a definite time
reset characteristic, however, the IEEE/US curves may have an
inverse or definite time reset characteristic. The following equation
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-27

OP
tRESET =
TD x S
(1 - M
2
)
in seconds
where:
TD = Time dial setting for IEEE curves
S = Constant
M = / s
Curve description Standard S constant
Moderately Inverse IEEE 4.85
Very Inverse IEEE 21.6
Extrem Inv e IEEE ely ers 29.1
Inverse US 5.95
Short Time Inverse US 2.261
The rectifier curve is only provided in the first and second stage characteristic setting options
se overcurrent protection.
2.3.1
l) has been included in the first and second stage
r teri hase overcurrent and earth fault protections. The curve is
llowing equation.


for pha
RI curve
The RI curve (electromechanica
cha ac stic setting options for p
represented by the fo
t = K x

0.339 -
( )
0.236

1
/
M
in seconds
With K adjustable from 0.1 to 10 in steps of 0.05
2.3.2 T
T ages of overcurre ection in 64x relays are provided with a timer
h ich may either be zero or to inite time value. Setting of the timer
t the overcurre er for that stage will reset instantaneously once the
c % of the cur etting. Se f the hold timer to a value other than
z tting of the protection element timers for this riod. When the reset
time of the overcurrent relay is in neous, th will be re dly reset and not be
able to become anent. By Time facility the relay will
in ent pulses, y reducin learance
T be fo t cond overcurrent stages as settings
tRESET, re ely. If an verse or DT operating ch
is , this time delay is set g the >1/2 tRESET setting. If an IEEE/US operate
c lected, the reset charac tic may be either defini ime or inverse time as
s Reset Char definite t is selec e >1/2 ell
may be used to set the time delay. If inverse time reset (Inverse) is selected the reset time
will follow
for >1/2 Function.
The functional logic di
A timer block input is
three phases if energi d
I>2 stage sig
each stag tecti
the Monitor Bit x cell
Overcurrent protection starts 1/2/3/4 are mapped internally to the ANY START DDB signal
DDB 1312.
imer hold facility
he first two st
old facility, wh
nt prot
set to
the P
a def
o zero means that nt tim
urrent falls below 95
ero, delays the rese
rent s tting o
pe
stanta e relay peate
trip until the fault
tegrate the fault curr
s perm
thereb
using the
g fault c
r Hold
time.
he timer hold facility can und for the firs and se
>1 tRESET and >2 spectiv IEC in aracteristic
chosen
urve is se
usin
teris set to te t
elected in cell >1/2 . If ime (DT) ted th tRESET c
the inverse time operating characteristic, modified by the time dial setting, selected
agram for non-directional overcurrent is shown in Figure 15.
available for each stage which will reset the overcurrent timers of all
zed, taking account of the reset time delay if selected for the I>1 an
s. DDB nals are also available to indicate the start and trip of each phase of
e of pro on. The state of the DDB signals can be programmed to be viewed in
s of the COMMISSION TESTS column in the relay.
P64x/EN OP/A42 Operation

(OP) 5-28

MiCOM P642, P643, P645

I>x Timer Block
B Phase
Overcurrent
>I> x Setting
C Phase
Overcurrent
>I> x Setting
A Phase
Overcurrent
>I> x Setting
1
1
&
&
&
P1627ENd
I>xStart A
I>xStart C
I>xStart B
I>xTrip A
I>xTrip C
I>xTrip B
I>xStart
I>xTrip
X = 1,2,3,4
(IDMT/DT)
I>x Time Delay
(IDMT/DT)
I>x Time Delay
(IDMT/DT)
I>x Time Delay
OP

Figure 15 Non-directional overcurrent logic diagram
2.4 Directional overcurrent protection (67)
The P643 and P645 can be provided with an additional three-phase VT input. Therefore it
will only be possible to set the directionality of the overcurrent phase fault protection when
this optional VT input is provided in the P643/P645.
In a P643 relay, the HV Winding I>x Current Set settings are relative to T1 CT. If the HV
CT Terminals setting is 011, then T1 CT and T2 CT are assigned to the HV winding. If the
T1 CT setting changes, I>x Current Set is affected accordingly. However, if the T2 CT
setting changes, I>x Current Set settings are not affected. LV Winding I>x Current Set
settings are relative to T3 CT. TV Winding I>x Current Set settings are relative to T2 CT.
In a P645 relay, the HV Winding I>x Current Set settings are relative to T1 CT. The LV
Winding I>x Current Set settings are relative to T5 CT. The TV Winding I>x Current Set
settings are relative to T3 CT. If the TV CT Terminals setting is 00110, then T2 CT and T3
CT are assigned to the TV winding. If the T3 CT setting changes, I>x Current Set settings
are affected accordingly. However, if the T2 CT setting changes, I>x Current Set settings
are not affected.
The phase fault elements of the P64x relays are internally polarized by the quadrature
phase-phase voltages, as shown in the table below:
Phase of protection Operate current Polarizing voltage
A Phase A VBC
B Phase B VCA
C Phase C VAB
Under system fault conditions, the fault current vector will lag its nominal phase voltage by
an angle dependent upon the system X/R ratio. It is therefore a requirement that the relay
operates with maximum sensitivity for currents lying in this region. This is achieved by
means of the relay characteristic angle (RCA) setting; this defines the angle by which the
current applied to the relay must be displaced from the voltage applied to the relay to obtain
maximum relay sensitivity. This is set in cell >Char Angle in the Overcurrent menu. On
the P64x relays, it is possible to set characteristic angles anywhere in the range
95 to +95.
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-29

OP
The functio block diagram for directional overcurrent is shown in Figure 16.
ects that the current magnitude is above the threshold and
together with the respective polarizing voltage, a directional check is performed based on the
criteria:
e(V) - RCA) < 90
everse
-9 (V) - RCA) > 90
nal logic
The overcurrent level detector det
following
Directional forward
-90 < (angle(I) - angl
Directional r
0 > (angle(I) - angle
1
I>x Timer Block
Fast VTS
&
Block
Directional
Check
1
1
&
Directional
Check
Directional
Check
&
&
I>x Start C
I>x Trip C
&
&
I>x Start B
I>x Trip B
I>x Start A
I>x Trip A
P1628ENc
x= 1,2,3,4
1
1
I>x Trip
I>x Start
Polarizing
olarizing
mory
Overcurrent >1>x
olarizing
(IDMT/DT)
I>x Time Delay
(IDMT/DT)
I>x Time Delay
(IDMT/DT)
I>x Time Delay
B Phase
VBC P
Memory
VBC Polarizing
Voltage
A Phase
Overcurrent >1>x
Setting
VCA Polarizing
Voltage
Setting
VCA P
Me
VAB Polarizing
Voltage
C Phase
Overcurrent >1>x
Setting
VAB
Memory

Figure 16 Directional overcurrent logic
Any of the four overcurrent stages may be configured to be directional, noting that IDMT
characteristics are only selectable on the first two stages. When the element is selected as
directional, a VTS Block option is available in the I> Function Link setting. When the
relevant bit is set to 1, operation of the Voltage Transformer Supervision (VTS), will block the
2.4.1
ts for a time period of 3.2 seconds. This ensures that either
operate,
stage if directionalized. When set to 0, the stage will revert to non-directional on operation of
the VTS.
Synchronous polarization
For a close up three-phase fault, all three voltages will collapse to zero and no healthy phase
voltages will be present. For this reason, the P64x relays include a synchronous polarization
feature that stores the pre-fault voltage information and continues to apply it to the directional
overcurrent elemen
instantaneous or time delayed directional overcurrent elements will be allowed to
even with a three-phase voltage collapse.
P64x/EN OP/A42 Operation

(OP) 5-30

MiCOM P642, P643, P645

OP
2.5
The earth fault element is based on the neutral current of every winding. The user can
select between measured neutral current and derived neutral current in the IN> Input
setting.
Each winding has a four-stage earth fault protection element. The first and second stages
have selectable IDMT or DT characteristics, while the third and fourth stages are DT only.
Each stage is selectable to be either non-directional, directional forward or directional
reverse. The Timer Hold facility, previously described for the overcurrent element, is
available on each of the first two stages.
The description in the next three paragraphs is valid when the IN> Input setting is set to
Derived.
In a P642 relay, the HV Winding IN>x Current Set settings are relative to T1 CT, and the LV
Winding IN>x Current Set settings are relative to T2 CT.
In a P643 relay, the HV Winding IN>x Current Set settings are relative to T1 CT. If the HV
CT Terminals setting is 011, then T1 CT and T2 CT are assigned to the HV winding. If the
T1 CT setting changes, IN>x Current Set is affected accordingly. However, if the T2 CT
setting changes, the IN>x Current Set settings are not affected. The LV Winding IN>x
Current Set settings are relative to T3 CT. The TV Winding IN>x Current Set settings are
relative to T2 CT.
In a P645 relay, the HV Winding IN>x Current Set settings are relative to T1 CT. The LV
Winding IN>x Current Set settings are relative to T5 CT. The TV Winding IN>x Current Set
settings are relative to T3 CT. If the TV CT Terminals setting is 00110, then T2 CT and T3
CT are assigned to the TV winding. If the T3 CT setting changes, the IN>x Current Se
settings are affected accordingly. However, if the T2 CT setting changes, the IN>x Current
Set s
The logic diagram for non-directional earth fault overcurrent is shown in Figure 17.
Earth fault
t
ettings are not affected.

Figure 17 Non-directional EF logic (single stage)
trol command.
For in aracteristic e overcurre 2.3.
2.5.1 I
The IDG curve is provided in the first and second stage cha istic setting options for
earth fault protection. It is com d for time delayed fault protection in the
Swedish market.

The earth fault protection can be set IN/OUT of service using the appropriate DDB inhibit
signal that can be operated from an opto input or con
verse time delayed ch s refer to the phas nt elements, section
DG curve
racter
monly use earth
The IDG curve is represented by the following equation:
t = 5.8 - 1.35 log
e

N > Setting
in seconds
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-31

OP
An adjustable setting which defines the start point of the characteristic
al relay
IDG Time is also used to set the minimum operating time at high levels
tic is implemented.
Where:
= Measured current
N>Setting =
Although the start point of the characteristic is defined by the N> setting, the actu
current threshold is a different setting called IDG s. The IDG s setting is set as a multiple
of N>.
An additional setting
of fault current.
Figure 18 shows how the IDG characteris
0
1
2
3
4
5
6
7
8
9
10
1 10 100
I/IN>
O
p
e
r
a
t
i
n
g

t
i
m
e

(
s
e
c
o
n
d
s
)
IDG Is Setting Range
IDG Time Setting Range
P2242ENa

Figure 18 IDG characteristic
2.6 Directional earth fault protection (DEF)
The description in the following paragraphs is valid when the IN> Input setting is set to
Derived.
In a P643 relay, the HV Winding IN>x Current Set settings are relative to T1 CT. Consider
that HV e T1 CT and T2 CT are assigned to the HV
windi t Set is affected accordingly. However, if T2
CT. Consider that TV CT Terminals is 00110; therefore, T2 CT
the TV winding. If the T3 CT setting changes, IN>x Current Set
ver, if the T2 CT setting changes, IN>x Current Set
Two options are available for polarization; Residual Voltage or Negative Sequence.
CT Terminals is set to 011, therefor
ng. If T1 CT setting changes, IN>x Curren
CT setting changes, IN>x Current Set settings are not affected. LV Winding IN>x Current
Set settings are relative to T3 CT. TV Winding IN>x Current Set settings are relative to T2
CT.
In a P645 relay, the HV Winding IN>x Current Set settings are relative to T1 CT. The LV
Winding IN>x Current Set settings are relative to T5 CT. The TV Winding IN>x Current Set
settings are relative to T3
and T3 CT are assigned to
settings are affected accordingly. Howe
settings are not affected.
Each of the four stages may be set to be directional if required. Consequently, a suitable
voltage supply is required by the relay to provide the necessary polarization. The P643 and
P645 may be provided with an additional three-phase VT input. Therefore only when this
optional VT input is provided in the P643 or P645, it is possible to set the directionality of the
overcurrent earth fault protection.
P64x/EN OP/A42 Operation

(OP) 5-32

MiCOM P642, P643, P645

OP
tage polarization
3-phase voltage input that must be supplied from either a 5-limb or three single-
shold N>VNPol Set which must be exceeded in
rements 1 column of the menu may assist in determining the required threshold
ring the commissioning stage, as this will indicate the level of standing residual
.
2.6.1 Residual vol
With earth fault protection, the polarizing signal must be representative of the earth fault
condition. As residual voltage is generated during earth fault conditions, this quantity is
commonly used to polarize DEF elements. The P64x relay internally derives this voltage
from the
phase VTs. A three limb VT has no path for residual flux and is therefore unsuitable to
supply the relay.
It is possible that small levels of residual voltage will be present under normal system
conditions due to system imbalances, VT inaccuracies and relay tolerances. Hence, the
P64x relay includes a user settable thre
order for the DEF function to be operational. The residual voltage measurement provided in
the Measu
setting du
voltage present.
Note: Residual voltage is nominally 180 out of phase with residual current.
Consequently, the DEF elements are polarized from the "-Vres"
quantity. This 180 phase shift is automatically introduced in the P64x
relay.
The logic diagram for directional earth fault overcurrent with neutral voltage polarization is
shown in Figure 19

Figure 19 Directional EF with neutral voltage polarization (single state)
VT Supervision (VTS) selectively blocks the directional protection or causes it to revert to
non-directiona rectional protection, VTS blocking is
applied to the s the start outputs as well.
2.6.2
possible to achieve, or problematic. An example of the former case would be where a
e of VT was unavailable, for example if only a three limb VT was fitted. An
situations, the problem may be solved by the use of negative phase
nes the fault direction by
e quantity, however, is still residual
current.
It requires a suitable voltage and current threshold to be set in cells N>V2pol Set and
N>2pol Set, respectively.
l operation. When selected to block the di
directional checking which effectively block
Negative sequence polarization
In certain applications, the use of residual voltage polarization of DEF may either be not
suitable typ
example of the latter case would be an HV/EHV parallel line application where problems with
zero sequence mutual coupling may exist.
In either of these
sequence (nps) quantities for polarization. This method determi
comparison of nps voltage with nps current. The operat
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-33

OP
Negative sequen pol izing is not recommended for impedance earthed systems
This is due to the reduced earth fault current
limiting the volta negative sequence source impedance (V
2
pol) to
e levels. If this voltage is less than 0.5 volts the relay will cease to provide DEF.
ercurrent with negative sequence polarization
ce ar
regardless of the type of VT feeding the relay.
ge drop across the
negligibl
The logic diagram for directional earth fault ov
is shown in Figure 20.

Figure 20 Directional EF with negative sequence polarization (single stage)
The directional criteria with negative sequence polarization is given below:
Directional forward
-90 < (angle(I2) - angle(V2 + 180) - RCA) < 90
Directional reverse
-90 > (angle(I2) - angle(V2 + 180) - RCA) > 90
2.7 Nega rotection (NPS) (46 OC)
nt operating quantity is the vectorial sum of the
ts associated to a particular winding.
>x Current Set settings are relative to T2 CT.
tive sequence overcurrent p
The negative sequence ovecurrent eleme
negative sequence currents of the CT inpu
In a P642 relay, the HV Winding I2>x Current Set settings are relative to T1 CT, and the LV
Winding I2
In a P643 relay, the HV Winding I2>x Current Set settings are relative to T1 CT. If the HV
CT Terminals setting is 011, then T1 CT and T2 CT are assigned to the HV winding. If the
T1 CT setting changes, I2>x Current Set is affected accordingly. However, if the T2 CT
setting changes, I2>x Current Set settings are not affected. LV Winding I2>x Current Set
settings are relative to T3 CT. TV Winding I2>x Current Set settings are relative to T2 CT.
In a P645 relay, the HV Winding I2>x Current Set settings are relative to T1 CT. The LV
Winding I2>x Current Set settings are relative to T5 CT. The TV Winding I2>x Current Set
settings are relative to T3 CT. If the TV CT Terminals setting is 00110, then T2 CT and T3
CT are assigned to the TV winding. If the T3 CT setting changes, I2>x Current Set settings
are affected accordingly. However, if the T2 CT setting changes, I2>x Current Set settings
are not affected.
P64x/EN OP/A42 Operation

(OP) 5-34

MiCOM P642, P643, P645

OP
ent pick up setting I2>x Current Set, and is time delayed
nalize
suitable
relay characteristic angle may be set. Alternatively, the elements may be set as non-
hase sequence directional elements to operate, the relay must
A timer block input is available for each stage which will reset the NPS overcurrent timers of
ce overcurrent protection starts 1/2/3/4 are mapped internally to the ANY
START DDB signal
The non-directional an
I2>n Start
I2>n Trip
The P64x relays provide four independent stages of negative phase sequence overcurrent
protection. Each stage has a curr
in operation by the adjustable timer I2>x Time Delay. The user may choose to directio
operation of the elements, for either forward or reverse fault protection for which a
directional. For the negative p
detect a polarizing voltage above a minimum threshold, 2> V2pol Set.
When the element is selected as directional, a VTS Block option is available. When the
relevant bit set to 1, operation of the Voltage Transformer Supervision (VTS), will block the
stage if directionalized. When set to 0, the stage will revert to non-directional on operation of
the VTS.
the relevant stage if energized, (DDB 664-667, 669-672, 674-677). All 4 stages can be
blocked by energizing the inhibit DDB signal via the PSL (I2> Inhibit: DDB 663, 668, 673).
DDB signals are also available to indicate the start and trip of each stage of protection,
(Starts: DDB 1532-1543, Trips: DDB 1154-1165). The state of the DDB signals can be
programmed to be viewed in the Monitor Bit x cells of the COMMISSION TESTS column in
the relay.
Negative sequen
DDB 1312.
d directional operation is shown in Figure 21 and Figure 22.
CTS-Y Block
I2> Inhibit
I2>x Timer Block
I2> I2>x Setting
&
P1604ENd
&
I2>x Start
I2>x Trip
(DT)
I2>x Time Delay

X = 1, 2, 3, 4
Y = HV, LV, TV
Figure 21 Negative sequence overcurrent non-directional operation
CTS - Y Block
I2>x Start
I2> I2x> Setting
I2> Inhibit
I2>x Timer Block
&
P1605ENf
Directional Check
I2>x Trip
Polarising Voltage >V2 Pole Setting
Slow VTS Block
&
&
DT
X = 1, 2, 3, 4
Y = HV, LV, TV

Figure 22 Directionalizing the negative phase sequence overcurrent element
Directionality is achieved by comparison of the angle between the negative phase sequence
voltage and the negative phase sequence current and the element may be selected to
operate in either the forward or reverse direction. A suitable relay characteristic angle
setting 2> Char Angle is chosen to provide optimum performance.
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-35

OP
egative phase sequence directional elements to operate, the relay must detect a
hase sequence voltage. This may be determined during the
2.8
gs of the transformer is open, the differential, REF, breaker failure,
and differential CTS elements related to this winding are affected.
The differential and REF protections should not trip for a stub bus fault. Therefore, the
differential trip may be blocked on a per winding basis if the PSL given in Figure 25 is used.
The signals HV StubBus Act (DDB 647), LV StubBus Act (DDB 648) and TV StubBus Act
(DDB 649) are asserted when the appropriate conditions are met as shown in Figure 23.
The REF is blocked internally on a per winding basis by the fixed logic. For example, if HV
StubBus Act (DDB 647) is activated, then HV REF is blocked.
Therefore, the differential and REF protection trips are blocked when the signals HV
StubBus Act (DDB 647), LV StubBus Act (DDB 648) and TV StubBus Act (DDB 649) are on.
ement with a
d the
shown in
This setting should be set equal to the phase angle of the negative sequence current with
respect to the inverted negative sequence voltage (V2), in order to be at the center of the
directional characteristic.
For the n
polarizing voltage above a minimum threshold, 2> V2pol Set. This must be set in excess of
any steady state negative p
commissioning stage by viewing the negative phase sequence measurements in the relay.
Stub bus protection
The stub bus protection is only available in the P643 and P645.
When the protection is used in one and half breaker busbar topology and the disconnector of
any of the three windin
The stub bus can be protected by a non-directional DT phase overcurrent el
delay time set to zero seconds. To issue a stub bus trip, the overcurrent element an
StubBus Act DDB signal must assert. This can be configured in the PSL, and it is
Figure 23.

Figure 23 Stub bus trip

P64x/EN OP/A42 Operation

(OP) 5-36

MiCOM P642, P643, P645

OP
2.8.1
al name Description
Inputs
Sign
IA-1, IB-1, IC-1,
IA-2, IB-2, IC-2,
IA-3, IB-3, IC-3,
IA-4, IB-4, IC-4
IA-5, IB-5, IC-5
Phase current levels (Fourier magnitudes)
HV StubBus En High voltage stub bus enabled
LV StubBus En Low voltage stub bus enabled
TV StubBus En Tertiary voltage stub bus enabled
2.8.2 Outputs
Signal name Description
HV StubBus Act High voltage stub bus activated
LV StubBus Act Low voltage stub bus activated
TV StubBus Act Tertiary voltage stub bus activated
HV UndCurrent HV undercurrent detection
LV UndCurrent LV undercurrent detection
TV UndCurrent TV undercurrent detection
2.8.3 Operation
The stub bu
connected to
respectively. Wh
the StubBus
StubBus Ac
indication if nece
s activation logic is shown in Figure 24. The inputs HV StubBus En, LV StubBus
En and TV StubBus En may be assigned to opto inputs in the PSL. Each opto input is
a normally closed auxiliary contact from the HV, LV and TV disconnector
en the opto input is energized and the undercurrent element is asserted,
Act signal will also be asserted. The outputs of this logic (HV StubBus Act, LV
t and TV StubBus Act) can be used to change the trip logic and to initiate an
ssary.
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-37

OP
HV StubBus En (DDB 644)
HV Undercurrent (DDB 1693)
LV StubBus En (DDB 645)
LV Undercurrent (DDB 1694)
TV StubBus En (DDB 646)
TV Undercurrent (DDB 1695)
&
&
&
HV StubBus Act (DDB 647)
LV StubBus Act (DDB 648)
TV StubBus Act (DDB 649)
S
Q
R
S
R
Q
S
R
Q
P4279ENa

Figure 24 Stub bus activation logic
Whenever stu isolator is open
are not taken into consideration in the calculation of the differential and bias currents. For
example, if a fault occurs within the protected zone and the low voltage stub bus is activated,
the differential element would only trip the breakers connected to the high and tertiary sides
of the transformer if the configuration shown in Figure 25 is used. Considering a lockout
relay (86) per circuit breaker, the trip output contacts may be configured as shown in
Figure 25.
b bus is activated, the current signals from the winding whose
P64x/EN OP/A42 Operation

(OP) 5-38

MiCOM P642, P643, P645

HV StubBus Act (DDB 647)
OP
LV StubBus Act (DDB 648)
TV StubBus Act (DDB 649)
&
&
&
Dwell
Dwell
Dwell
100
100
100
0
0
0 I diff Trip
DDB #902
DDB #007
Output R8
Output R9
DDB #008
I diff Trip
DDB #902
I diff Trip
DDB #902
Output R10
DDB #009
P4280ENa

Figure 25 Differential trip blocked due to stub bus activation
In applications where the 86 is per differential scheme, it is not possible to apply the logic in
Figure 25 since the differential protection trip will be blocked each time any stub bus is
activated. Hence, for this application, the stub bus protection can not be used.
The REF protection is internally blocked by the stub bus activated logic on a per winding
basis. The CTS is also internally blocked by the stub bus activated logic on a per CT input
basis. The breaker failure is not initiated by any general overall trip if the stub bus protection
is activated (see section 2.9).
2.9 Circuit breaker fail protection (CBF)
The circuit breaker failure protection incorporates two timers, CB Fail 1 Timer and CB Fail 2
Timer, allowing configuration for the following situations:
Simple CBF, where only CB Fail 1 Timer is enabled. For any protection trip, the CB
Fail 1 Timer is started, and normally reset when the circuit breaker opens to isolate the
fault. If breaker opening is not detected, CB Fail 1 Timer times out and closes an
output contact assigned to breaker fail (using the programmable scheme logic). This
contact is used to backtrip upstream switchgear, generally tripping all infeeds connected
to the same busbar section.
A re-tripping scheme, plus delayed backtripping. Here, CB Fail 1 Timer is used to
route a trip to a second trip circuit of the same circuit breaker. This requires duplicated
circuit breaker trip coils, and is known as re-tripping. Should re-tripping fail to open the
circuit breaker, a backtrip may be issued following an additional time delay. The backtrip
uses CB Fail 2 Timer, which is also started at the instant of the initial protection
element trip.
The breaker fail logic per breaker is shown in Figure 26.
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-39

OP

Figure 26 CB fail logic
CBF elements CB Fail 1 Timer and CB Fail 2 Timer can be configured to operate for trips
triggered by protection elements in the relay or using an external protection trip. The latter is
achieved by allocating one of the relay opto-isolated inputs to External Trip using the
programmable scheme logic.
Resetting of the CBF is possible from a breaker open indication (from the relays pole dead
logic) or from a protection reset. In these cases resetting is only allowed provided the
undercurrent elements have also reset. The resetting options are summarized in the
following table:
Initiation (menu selectable) CB fail timer reset mechanism
Current based protection
(e.g. 50/51/46/87..)
The resetting mechanism is fixed.
[A< operates] &
[B< operates] &
[C< operates]
Non-current based protection
CBF Non I Reset setting
(e.g. 27/59/81)
Three options are available.
The user can select from the following options.
[All < elements operate] AND
[Protection element reset]
[All < elements operate] AND
CB open (all 3 poles)
[All < elements operate]
P64x/EN OP/A42 Operation

(OP) 5-40

MiCOM P642, P643, P645

OP
Initiation (menu selectable) CB fail timer reset mechanism
External prot
CBF Ext Reset
ection
Three options are available. The user can select
any or all of the options.
[All < elements operate] AND
[External trip reset]
[All < elements operate] AND
CB open (all 3 poles)
[All < elements operate]
2.10 Overvo
The over
protection i
configurab
mode cell.
Stage 1 m
only and in th
The IDMT
t = K/
Where:
K =
t =
M =
The logic dia
ltage protection
voltage protection function is in the relay menu Volt Protection. The overvoltage
ncluded within the P64x relays consists of two independent stages. These are
le as either phase to phase or phase to neutral measuring in the V>Measur't
ay be selected as IDMT, DT or Disabled, in the V>1 Function cell. Stage 2 is DT
e V>2 status cell can be set as enabled or disabled.
characteristic available on the first stage is defined by the following formula:
(M - 1)
Time multiplier setting
Operating time in seconds
Measured voltage / relay setting voltage (V> Voltage Set)
gram of the first stage overvoltage function is shown in Figure 27.
A Phase Start
IDMT/DT
VA> / VAB>
Overvoltage
Timer Block
(single stage)
P1637ENa
VC> / VCA>
&
IDMT/DT
C Phase Start
3 Phase Start
A Phase Trip
C Phase Trip
3 Phase Trip
1
1
&
VB> / VBC>
&
IDMT/DT
B Phase Start
B Phase Trip

Figure 27 Overvoltage logic diagram (single stage)
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-41

OP
2.11 Undervoltage protection
The undervoltage protection function is in the relay menu Volt Protection. The undervoltage
protection included in the P64x relays consists of two independent stages. These are
configurable as either phase-to-phase or phase-toneutral measuring in the V<Measur't
mode cell.
Stage 1 may be selected as IDMT, DT or Disabled, in the V<1 Function cell. Stage 2 is DT
only and in the V<2 status cell can be is enabled or disabled.
The IDMT characteristic available on the first stage is defined by the following formula:
t = K/(1 - M)
Where:
K = Time multiplier setting
t = Operating time in seconds
M = Measured voltage/relay setting voltage (V< Voltage Set)
Two stages are included to provide both alarm and trip stages, where required.
Alternatively, different time settings may be required depending upon the severity of the
voltage dip, for example, motor loads will be able to withstand a small voltage depressi for
a longer time than if a major voltage excursion were to occur.
Outputs a Operate Mode cell.
on
re available for single or three-phase conditions using the V<
The logic diagram of the first stage undervoltage function is shown in Figure 28.
&
A Phase Start
C Phase Trip
B Phase Trip IDMT/DT
/DT
&
Undervoltage
F
A
U
(
B Phase Start
A Phase Trip IDMT/DT
&
&
VA</VAB<
Undervoltage
VB</VBC<
&
C Phase Start
&
IDMT
&
VC</VCA<
Undervoltage
3 Phase Start
3 Phase Trip 1
1
ast VTS Block
ll Poles Dead
ndervoltage Timer Block
One stage)
P1636ENa

Fig
Wh
con e detected. Therefore, the V<Poledead nh cell is included for each of the
rating for this condition. If the cell is
in-built pole dead logic in the relay.
This logic produces an output when it detects either an open circuit breaker through auxiliary
contacts feeding the relay opto inputs or it detects a combination of both undercurrent and
undervoltage on any one phase.
ure 28 Undervoltage logic diagram (single stage)
en the protected feeder is de-energized, or the circuit breaker is opened, an undervoltage
dition would b
two stages to block the undervoltage protection from ope
enabled, the relevant stage will become inhibited by the
P64x/EN OP/A42 Operation

(OP) 5-42

MiCOM P642, P643, P645

OP
2.12 Residual overvoltage (neutral displacement) protection
On a healthy three-phase power system, the addition of each of the three phase to earth
voltages is nominally zero, as it is the vector addition of three balanced vectors at 120 to
one another. However, when an earth fault occurs on the primary system this balance is
upset and a residual voltage is produced. This could be measured, for example, at the
secondary terminals of a voltage transformer having a broken delta secondary connection.
Hence, a residual voltage-measuring relay can be used to offer earth fault protection on such
a system. Note that this condition causes a rise in the neutral voltage with respect to earth
that is commonly referred to as neutral voltage displacement or NVD.
The detection of a residual overvoltage condition is an alternative means of earth fault
detection, which does not require any measurement of current. This may be particularly
advantageous in high impedance earthed or insulated systems, where the provision of core
balance CTs on each feeder may be either impractical, or uneconomic.
The P64x relay internally derives this residual voltage from the three-phase voltage input that
must be supplied from either a 5-limb or three single-phase VTs. The NVD element in the
P64x relays is a two-stage design, each stage having separate voltage and time delay
settings. Stage 1 may be set to operate on either an IDMT or DT characteristic, while
stage 2 may be set to DT only.
The IDMT characteristic available on the first stage is defined by the following formula:
t = K/( M - 1)
Where:
K = Time multiplier setting
t =
M =
Two stag
alarm a
system to ha
numbe
after the
system. T
stage of the p
Operating time in seconds
Derived residual voltage/relay setting voltage (VN> Voltage Set)
es are included for the NVD protection to account for applications that require both
nd trip stages, for example, an insulated system. It is common in such a case for the
ve been designed to withstand the associated healthy phase overvoltages for a
r of hours following an earth fault. In such applications, an alarm is generated s on
condition is detected, which serves to indicate the presence of an earth fault on the
his system operators to locate and isolate the fault. The second
r sue a trip signal if the fault condition persists.
o
gives time for
otection can is
The functional block diagram of the first stage residual overvoltage is shown in Figure 29
VTS Block
P1635ENa
N
V > Start 1st stage
IDMT/DT &
N
V >
&
N
V > Trip 1st stage
N
V > Timer Block

F al overvoltage logic (single stage)
VTS blocking when asserted, effectively b
W gnals are to
t function:
V 1596) - 1st Stage Residu
VN>2 Start (DDB 1597) - 2nd Stage Resi
VN>1 Timer Blk. (DDB 706) - Block Residual Overvoltage Stage 1 Time Delay
igure 29 Residu
locks the start outputs.
set by the residual overvoltage logic according hen enabled, the following si
he status of the monitored
N>1 Start (DDB al Overvoltage Start
dual Overvoltage Start
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-43

OP
V ock Resid ay
VN>1 Trip (DDB 1176) - 1st Stage Residu
VN>2 Trip (DDB 1177) - 2nd Stage Resid
2.13 Frequency protection
The P64x relay includes 4 stages of 2 stages of overfrequency
p litate load shedding an the stages can be
enabled or disabled in the F<n Status o ch element is
selected.
The logic diagram for the underfrequency logic is a 0. Only a single stage
ges are identical in functionality.
N>2 Timer Blk. (DDB 707) - Bl ual Overvoltage Stage 2 Time Del
al Overvoltage Trip
ual Overvoltage Trip
underfrequency and
rotection to faci d subsequent restoration. All
r F>n Status cell, depending on whi
s shown in Figure 3
is shown. The other 3 sta
If the frequency is below the setting and not blocked the DT timer is started. Blocking may
come from the underfrequency timer block.
If the frequency cannot be determined, the function is also blocked.

Figure 30 Underfrequency logic (single stage)
The functional logic diagram for the overfrequency function is shown in Figure 31. Only a
ncy is
d out the trip
single stage is shown as the other stages are identical in functionality. If the freque
above the setting and not blocked, the DT timer is started and after this has time
is produced.
P64x/EN OP/A42 Operation

(OP) 5-44

MiCOM P642, P643, P645


OP
Figure 31 Overfrequency logic (single stage)
When enabled, the following signals are set by the under/overfrequency logic according to
the status of the monitored functions.
Freq. Not Found (DDB 1753) - Frequency Not Found by the frequency tracking
er Block (DDB 640) - Block Underfrequency Stage 3 Timer
Block (DDB 641) - Block Underfrequency Stage 4 Timer
er Block (DDB 642) - Block Overfrequency Stage 1 Timer
er Block (DDB 643) - Block Overfrequency Stage 2 Timer
(DDB 1608) - Underfrequency Stage 1 Start
F<1 Timer Block (DDB 638) - Block Underfrequency Stage 1 Timer
F<2 Timer Block (DDB 639) - Block Underfrequency Stage 2 Timer
F<3 Tim
F<4 Timer
F>1 Tim
F>2 Tim
F<1 Start
F<2 Start (DDB 1609) - Underfrequency Stage 2 Start
F<3 Start (DDB 1610) - Underfrequency Stage 3 Start
F<4 Start (DDB 1611) - Underfrequency Stage 4 Start
F>1 Start (DDB 1612) - Overfrequency Stage 1 Start
F>2 Start (DDB 1613) - Overfrequency Stage 2 Start
F<1 Trip (DDB 1168) - Underfrequency Stage 1 Trip
F<2 Trip (DDB 1169) - Underfrequency Stage 2 Trip
F<3 Trip (DDB 1170) - Underfrequency Stage 3 Trip
F<4 Trip (DDB 1171) - Underfrequency Stage 4 Trip
F>1 Trip (DDB 1166) - Overfrequency Stage 1 Trip
F>2 Trip (DDB 1167) - Overfrequency Stage 2 Trip
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-45

2.14 Thermal overload protection (49)
OP
e. A
wise, if the
rated load. The rated load is determined by the IB and
ad is
c HV Rating and the IB settings. When the monitored winding is set as
he rated load is calculated using the LV Rating and the IB settings. When
itored winding is set as the TV winding, the rated load is calculated using the TV
the IB settings. When the monitored winding is set as the biased current, the
the REF Power S and the IB settings. The ultimate load is the
sformer.
ased current
nce filtering is taken
Transformer thermal overload protection is designed to protect the equipment from sustained
overload that results in the machines thermal rating being exceeded. Thermal overload
protection compliments the transformer overcurrent protection by allowing modest but
transient overload conditions to occur, while tripping for sustained overloads that the
overcurrent protection will not detect.
The thermal overload function is based on the IEEE Standard C57.91-1995. This function
can be enabled or disabled in the setting or it can be blocked in the PSL. Two three-stage
definite time-delayed trip elements based on hot spot or top oil temperature are availabl
ke
pre-trip alarm is offered in the tPre-trip Set setting. This alarm indicates that thermal
overload will trip after the settable time if load level remains unchanged.
The monitor winding can be set to HV, LV, TV or biased current. If the monitor winding is set
to HV and the HV breaker is open, then the current flows from LV to TV. Li
monitor winding is set to LV and the LV breaker is open, then the current flows from HV to
TV. If the monitor winding is set to biased current an overall through loading picture of the
transformer is provided.
To calculate the top oil and hot spot winding temperature, the relay takes into consideration
the ratio of the ultimate load to the
the rating settings. When the monitored winding is set as the HV winding, the rated lo
cal ulated using the
the LV winding, t
the mon
Rating and
rated load is calculated using
load that is actually being fed by the tran
The biased current used by the thermal protection is not the same as the bi
used by the differential protection. No vector correction or zero seque
into account. To calculate the bias current, the thermal element considers the maximum
current of each CT input. Note that the bias current calculation performed by the thermal
element is not on a per-phase basis. The thermal bias current calculation is as follows:
( ) ( )
2
K I , I , I max
I
5 n
1 n
n , amp C B A
bias
CTn CTn CTn

=
=

=
r r r

The thermal overload model is executed every power cycle. The thermal overload trip can
be based on either hot spot temperature or top oil temperature, or both.
2.14.1 Inputs
Signal name Description
IA-HV, IB-HV, IC-HV,
IA-LV, IB-LV, IC-LV,
IA-TV, IB-TV, IC-TV
Phase current levels (raw samples). The currents
required by the thermal overload element are the
currents of the winding being monitored.

IA-bias, IB-bias, IC-bias Bias currents
mperature
TO
Measured top oil te
Measured ambient tempe
A
rature
Reset thermal (DDB 888) Reset thermal overload
TRF De-energised (DDB 878)
Transformer de-energised.
transformer no-load losse
If it is asserted, the
s are not considered.
P64x/EN OP/A42 Operation

(OP) 5-46

MiCOM P642, P643, P645

OP
2.14.2
scription
Outputs
Signal name De
Top oil >1 start (DDB 1337) Top oil first stage start
Top oil >2 start (DDB 1338) Top oil second stage start
Top oil >3 start (DDB 1339) Top oil third stage start
Top oil >1 trip (DDB 957) Top oil first stage trip
Top oil >2 trip (DDB 958) Top oil second stage trip
Top oil >3 trip (DDB 959) Top oil third stage trip
Hot spot >1 start (DDB 1334) Hot spot first stage start
Hot spot >2 start (DDB 1335) Hot spot second stage start
Hot spot >3 start (DDB 1336) Hot spot third stage start
Hot spot >1 trip (DDB 954) Hot spot first stage trip
Hot spot >2 trip (DDB 955) Hot spot second stage trip
Hot spot >3 trip (DDB 956) Hot spot third stage trip
Pre-trip alarm (DDB 478) Thermal pre-trip alarm
Ambient T Ambient temperature measurement
Top oil T Top oil temperature measurement
Hot spot T Hot spot temperature measurement
TOL Pre-trip left Pre-trip time left measurement
2.14.3 Operation
The thermal overload protection in the P64x uses the thermal model given by the equations
for hot spot and top oil temperatures. A discrete time thermal replica model is implemented
and it is de
If the ut quantity, it is calculated every
temperature

A
= Ambient temperature

TO
= Top oil rise over ambient temperature due to a step load change
The ambient temperature can be measured directly or it can be set in the Average Amb T
setting.
TO
is given by the following exponential expression containing an oil time
constant:
( )
scribed by the equations for
TOn
and
Hn
.

top oil temperature is not available as a measured inp
cycle by the following equation:
TO A TO
+ =
Where:

TO
= Top oil
1 , 1 , ,
1

=
n TO
t
n TO U TO TOn
TO
e


Where:

TO,U
= ultimate top oil rise over ambient temperature for load L

TO,n-1
= the previous top oil rise over ambient temperature
t = elapsed time between the ultimate top oil rise and the initial top oil rise
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-47

OP

TO
= oil time constant of the transformer for any load L between the ultimate top oil rise and
the initial top oil rise. This parameter is set by the user.
By using power series, top oil rise,
TOn
, can be approximated as shown below:
( )
1 , 1 , ,
+


=
n TO
TO
n TO U TO TOn
t


If the oil exponent n is less than 1, the top oil time constant
TO
is corrected using the
following equation:
n
1
R , TO
, TO
n
1
R , TO
U , TO
R , TO
, TO
R , TO
U , TO
TO d TOcorrecte
1 n
1 n


Where:

TO
= oil time constant of the transformer for any load L between the ultimate top oil rise and
the initial top oil rise. This parameter is set by the user.

TO,U
= ultimate top oil rise over ambient temperature for load L.

TO,n-1
= the previous top oil rise over ambient temperature.
n = Oil exponent. This parameter is set by the user.
The ultimate top oil rise is given by the following equation:
n
u
R K

+1
2
R TO U TO
R

+
=
1
, ,

Where:
K = the ratio of ultimate load L to rated load
u
rameter is set by the user.
ent. This parameter i
p oil ri This parameter is set by the
ot te tion. The following equation is
culate the hot sp
O

R = the ratio of the load loss at rated load to no load loss. This pa
n = Oil expon s set by the user.
= to se over ambient temperature at rated load.
TO,R
user.
The hot sp mperature can only be obtained by calcula
used to cal ot temperature every cycle:
H T H
+ =
Where:

H
= Hot s inding) temperature pot (w
The hot spot temperature rise over top oil temperature,
H
, is given by:
( )

TO
= Top perature oil tem
t spot ri

H
= Ho se above top oil temperature
1 , 1 , ,
1

=
n H
t
n H U H Hn
w
e


Where:
P64x/EN OP/A42 Operation

(OP) 5-48

MiCOM P642, P643, P645

OP
oil temperature for load L
eter is set by the user.

H,U
= ultimate hot spot rise over top

H,n-1
= previous hot spot rise over top oil temperature
t = elapsed time between the ultimate hot spot rise and the initial hot spot rise. t is one
cycle.

W
= winding time constant at hot spot location. This param
By using power series, hot spot temperature rise,
Hn
, can be approximated as shown
below:
( )
1 , 1 , ,
+


=
n H n H U H Hn
t


w
The ultimate hot spot rise over top oil is given by:
m
U R H U H
K
2
, ,
=
Where:

H,R
= winding hottest spot rise over top oil temperature at rated load. This parameter is
set by the user.
K
U
= the ratio of ultimate load L to rated load
m = winding exponent. This parameter is set by the user.
The load current used in the calculations is the rms value. The rms current is calculated
according to the following equation:
24
...
2
24
2
2
2
1
L L L
L
rms
+ + +
=
Where L
n
is the sample, there are 24 sample per cycle.
Hot spot temperature, Top oil temperature and ambient temperature are stored in non-
volatile memory. These measurements are updated every power cycle. The thermal state
can be reset to zero by any of the following:
The Reset Thermal cell under the MEASUREMENT 3 heading on the front panel
A status input state change.
oil temperature, hot spot temperature, ambient temperature and pre-trip time left are
available as lue in the Measurement 3 colum
I ntation of the e
of tempe g devices is
r r short time ove
p better protection.
The d signal (DDB been configured in the default PSL
l en all the b en. If this signal is asserted, the
transformer no-load losses are not co oil and hottest spot
temperatures are equal to the ambient current is zero. If
t is de-asserted, the top oil re not equal to the
a when the m In this case the top oil and
h ill increase s described above.
2.15 L
Deteri re. Since the temperature
distrib st temperature undergoes the
A remote communications interface command
The top
a measured va n.
f a more accurate represe
n
thermal state of the transformer is required, the us
(RTDs or CLIO) which target specific areas
rloads the application of RTDs/CLIO and overcurrent
rature monitori
ecommended. Also, fo
rotection can provide
transformer de-energise
ogic. It is asserted wh
878) has
reakers are op
nsidered. As a result, the top
temperature when the monitored
his signal and hottest spot temperatures a
mbient temperature even
ottest spot temperatures w
onitored current is zero.
according to the equation
oss of life statistics
oration of insulation is a time function of temperatu
ution is not uniform, the part that is operating at the highe
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-49

OP
deterioration. Therefore, the hot spot temperature is considered in loss of life
statistics. The loss of life model is executed every cycle.
Two one-sta e delay alarm based on aging accel ctor (F
AA
) or loss of
li
A to allow culated parameters: LOL
s of loss of life (Rate of LOL),
resi s at designed).
2.15.1 I
cription
greatest
ge definite tim eration fa
fe (LOL) are available.
reset command is provided the user to reset the cal
tatus, LOL aging factor (F
AA
), mean a
dual life at F (Lres at FAA,m), residual life at de
ging factor (F
AA.m
), rate
signed (Lre
AAm
nputs
Signal name Des
IA-HV, IB-HV, IC-HV,
IA-LV, IB-LV, IC-LV,
IA-TV, IB-TV, IC-TV
Phase current levels (raw samples). The currents
ement are the
monitored.
required by the thermal overload el
currents of the winding being

IA-bias, IB-bias, IC-bias Bias currents

H
Calculated hot spot temperature
Reset LOL Reset loss of life
2.15.2 Outputs
Signal name Description
FAA Alarm Aging acceleration factor alarm
LOL Alarm Loss of life alarm
LOL status Accumulated loss of life (LOL) measurement in hrs
L
res
at designed Residual life at reference hottest spot temperature
Rate of LOL Rate of loss of life (ROLOL) measurement in %
LOL aging factor Aging acceleration factor (F
AA
) measurement
F
AA,m

Mean aging acceleration factor (F
AA,m
)
measurement
L
res
at F
AA,m

Residual life hours at F
AA,m
(L
res
(F
AA,m
))
measurement
2.15.3 Operation
As indicated in IEEE Std. C57.91-1995 the aging acceleration factor is the rate at which
g for a given hottest spot temperature is accelerated compared
e winding rise
C average winding
re, the aging acceleration factor is less than 1.
The model used for loss of life statistics is given by the equations for LOL and F
AA
. LOL is
calculated every hour according to the following formula:
) ( ) (
, , r H res r H
L L LOL =
. This parameter is set by
use
The aging acceleration factor F
AA
is calculated every cycle as follows:
transformer insulation agin
with the aging rate at a reference hottest spot temperature. For 65C averag
transformers, the reference hottest spot temperature is 110C. For 55
rise transformers, the reference hottest spot temperature is 95C. For hottest spot
temperatures in excess of the reference hottest spot temperature the aging acceleration
factor is greater than 1. For hottest spot temperatures lower than the reference hottest spot
temperatu
Where:
L(
H,r
) = life hours at reference winding hottest-spot temperature
the r.
L
res
(
H,r
) = residual life hours at reference winding hottest-spot temperature
P64x/EN OP/A42 Operation

(OP) 5-50

MiCOM P642, P643, P645

( )
( )


+ 273
, H
H
r H
e
If a 65C average winding rise transformer is considered, the equation for F
AA

is as follows:

+
+

273 273
273
,
,r H
B B
B
A
e
L

+
= =

=
H r
B
A H
AA
e
L
F

=
27 383
H
B B
AA
e F

3

If a 55C average winding rise transformer is considered, the equation for F
AA

is as follows:

=
273 368
H
B B
AA
e F
Where:
ife hours at winding hottest-spot temperature
H,r
. IEEE Std.
emperature is updated every hour as
follows:
OP L(
H
) = l

H
= hottest-spot temperature as calculated in thermal overload protection
= hottest-spot temperature at rated load.
B = constant B from life expectancy curve. This parameter is set by the user
C57.91-1995 recommends a B value of 15000.
The residual life hours at reference hottest-spot t
3600
) (
) ( ) (
3600
1
,
, , ,

=

=
i
H i AA
r H p res r H res
F
L L
mperature one hour ago
The accumulated loss of life (LOL) will be updated in non-volatile memory once per hour. It
location with a pre-aged resident transformer.
Where:
L
res,p
(
H,r
) = residual life hours at reference te
F
AA,i
(
H
) = Mean aging acceleration factor, as calculated above. It is calculated every
second.
will be possible to reset and set a new loss of life figure, in the event that a relay is applied in
a new
The rate of loss of life (ROLOL) in percent per day is given as follows, and it is updated
every day:
% 100 ) (
) (
24
,
,

=
H m AA
r H
F
L
ROLOL
AA,m
, is updated per day, and it is given by: The mean aging acceleration factor, F
N
t
F t F
N
n
N
n 1 =



Where:
F
AAn
is calculated every cycle
tn = 1cycle
N
F
AAn
n
n AAn
n
m AA
1 1
,
= =
= =
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-51

OP
d

for the first time,
d it is given by:
F
AA, m
states the latest one-day statistics of

F
AA.
When the relay is energize
F
AA, m
default value

is 1.
The residual life in hours at F
AA,m
is updated per day, an
m AA
m AA res
F
,
,
2.16
and failure. Both the insulation and
each through fault. An I
2
t calculation based on the recorded time duration and
when the
08) is not
e the transformer maintenance based on this data. This may also justify possible
system enhancement to reduce through fault level.
r H res
L
F L
,
) (
) (

=
Through fault monitoring
Through faults are a major cause of transformer damage
the mechanical effects of fault currents are considered. The through fault current monitoring
function in the P64x gives the fault current level, the duration of the faulty condition, the date
and time for
current is above
maximum current is performed for each phase. This calculation is only performed
the TF I> Trigger setting and if Any Differential Start (DDB 15
asserted. Cumulative stored calculations for each phase are monitored so that the user may
schedul

Figure 32 Through fault alarm logic
One stage alarm is available for through-fault monitoring. The alarm is issued if the
hase currents is bigger than the TF I> Trigger setting.
Set TF I> Trigger greater than the overload capability of the transformer. According to IEEE
Std. C57.109-1993, values of 3.5 or less times normal base current may result from
overloads rather than faults. IEEE Std. C57.91-1995, states that the suggested limit of load
for loading above the nameplate of a distribution transformer with 65C rise is 300% of rated
hand, the suggested limit of
ansformer with 65C rise is 200%
970s. Consult the transformer manufacturer
70s.
maximum cumulative I
2
t in the three phases exceeds the TF I
2
t> Alarm setting. A through
fault event is recorded if any of the p
load during short-time loading (0.5 hours or less). On the other
load for loading above the nameplate of a power tr
maximum.
To set TF I
2
t> Alarm consider the recommendations given in IEEE Std. C57.109-1993 for
transformers built beginning in the early 1
regarding the short circuit withstand capabilities for transformers built prior the early 19
P64x/EN OP/A42 Operation

(OP) 5-52

MiCOM P642, P643, P645

OP
2.16.1 Inputs
Signal name Description
IA-HV, IB-HV, IC-HV or
IA-LV, IB-LV, IC-LV or
IA-TV, IB-TV, IC-TV
Phase current levels (Fourier magnitudes) of the
selected winding
Any Diff start (DDB1508
calculating I
2
t if either the 87 or 64 element
)
used by the through fault
monitoring logic to avoid:
has started.
Any 87 or 64 start
asserting a through fault alarm when either
the 87 or 64 element has started.
2.16.2 Outputs
Signal name Description
IA peak, IB peak, IC peak
Peak current in the monitor winding in a per phase
basis
I
2
t phase A, I
2
t phase B, I
2
t phase C
er phase
s
I
2
t magnitude in the monitor winding in a p
basi
Through fault alarm (DDB508) g alarm Through fault monitorin
Through fault recorder (DDB1779)
itoring
rder
Output signal from the through fault mon
logic used to trigger the fault reco
IA peak, eak, IC peak, I2t phase A, hase C are given in the VIEW
S menu in the setting file.
2.17 Resistive te ice (RTD) thermal protection
T st any general or loca y has the ability to
a from up to 10 - 3 wire T perature sensing devices
( e are connected as shown
IB p I2t phase B and I2t p
RECORD
mperature dev
o protect again lized overheating, the P64x rela
ccept inputs
RTD). Thes
ype A PT100 resistive tem
in Figure 33.
3 wire PT100 RTD 2 wire PT100 RTD
RTD 1
RTD 2
RTD 1
RTD 2
RTD 10
MiCOM P64x
RTD 10
MiCOM P64x
P2178ENc

Figure 33 Connection for RTD thermal probes
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-53

OP
Such probes can be strategically placed in areas of the machine that are susceptible to
overheating or heat damage.
cally a PT100 RTD probe can measure temperature within the range 40 to
ce of 100.
failure alarm will
be raised, indicating an open or short circuit RTD input. These conditions are signalled
e also shown in the
Measurements 3 menu.
DDB signals are also available to indicate the alarm and trip of the each and any RTD,
(Alarm: DDB 1728-1737, 452 Trip: DDB 1188-1197, 1198). The state of the DDB signals
can be programmed to be viewed in the Monitor Bit x cells of the COMMISSION TESTS
column in the relay.
d
Typi
+300C. The resistance of these devices changes with temperature, at 0C they have a
resistan
Should the measured resistance be outside of the permitted range, an RTD
using DDB signals available in the PSL (DDB 353-356) and ar
See the Installation chapter P64x/EN IN, for recommendations on RTD connections an
cables.
P2006ENa
RTD Open CCT
RTD Short CCT
TD Data Error
RTDx Alarm
TDx Trip
> Setting
RTD Open CCT
RTD Short CCT
TD Data Error
RTD Board Fail
TD2 Trip
x= 1 - 10
x= 1 - 10
&
1
RTDx Thermal Alarm
RTDx Trip
Any RTD Trip
> Setting
&
RTDx Alarm
R
RTD Board Fail
RTD1 Alarm
RTD2 Alarm 1
RTD10 Alarm
R
R
RTD1 Trip
R
RTD10 Trip

Figure 34 RTD logic diagram
2.18 Current loop inputs and outputs
2.18.1 Current loop inputs
Four analog (or current loop) inputs are provided for transducers with ranges of 0 1 mA,
0 10 mA, 0 20 mA or 4 20 mA. The analog inputs can be used for various transducers
such as vibration monitors, tachometers and pressure transducers. Associated with each
P64x/EN OP/A42 Operation

(OP) 5-54

MiCOM P642, P643, P645

OP
ge can be
individually enabled or disabled and each stage has a definite time delay setting.
The Alarm and Trip stages can be set for operation when the input value falls below the
Alarm/Trip threshold Under or whe the input current is above the input value Over. The
sample interval is nominally 50 ms per input.
The relationship between the transducer measuring range and the current input range is
he maximum and minimum settings correspond to the limits of the current input
ship is shown in Figure 35.
input there are two protection stages, one for alarm and one for trip. Each sta
n
linear. T
range. This relation
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-55

OP
35 also shows the relationship between the measured current and the analog to
conversion (ADC) count. The hardware design allows for over-ranging, with the
maximum A a 12-bit ADC) correspondi r the 0 - 1 mA
range, and 2 0 mA, 0 - 20 mA and ges. The relay will
t sure and display values beyond the Maximum setting, within its
numbe 999 to 9999).
0mA 1mA Current I/P
1.0836mA
Count
4095
Figure
digital
DC count (4095 for
2.7556 mA for the 0 - 1
ng to 1.0836 mA fo
4 - 20 mA ran
herefore continue to mea
ring capability (-9
ADC
Transducer Value
Maximum
Minimum
0
A
4095
Transducer Value
0 - 1mA 0 - 10m
ADC
Count
Maximum
Minimum
0
0mA 10mA Current I/P
22.7556mA
Transducer Value
Maximum
Minimum
ADC
0mA 20mA Current I/P
Count
4095
0
0 - 20mA 22.7556mA
Transducer Value
Maximum
Minimum
0
ADC
4 - 20mA
0mA 20mA Current I/P
22.7556mA
4mA
Count
4095
P1417ENa

Figure 35 Relationship between the transducer measuring quantity and the current
input range
Note: If the Maximum is set less than the Minimum, the slopes of the graphs
will be negative. This is because the mathematical relationship
remains the same irrespective of how Maximum and Minimum are set,
for example, for 0 - 1 mA range, Maximum always corresponds to
1 mA and Minimum corresponds to 0 mA.
Power-on diagnostics and continuous self-checking are provided for the hardware
associated with the current loop inputs. When a failure is detected, the protection associated
with all the current loop inputs is disabled and a single alarm signal (CL Card I/P Fail, DDB
470) is set and an alarm (CL Card I/P Fail) is raised. A maintenance record with an error
code is also recorded with additional details about the type of failure.
For the 4 20 mA input range, a current level below 4 mA indicates that there is a fault with
the transducer or the wiring. An instantaneous under current alarm element is available, with
a setting range from 0 to 4 mA. This element controls an output signal (CLI1/2/3/4 I< Fail
Alm., DDB 461- 464) which can be mapped to a user defined alarm if required.
Hysteresis is implemented for each protection element. For Over protection, the
drop-off/pick-up ratio is 95%, for Under protection, the ratio is 105%.
P64x/EN OP/A42 Operation

(OP) 5-56

MiCOM P642, P643, P645

OP
ergized, (DDB 714-717).If a current loop input is blocked the
DDB signals are available to indicate starting an operation of the alarm and trip stages of the
A timer block input is available for each current loop input stage which will reset the CLI
timers of the relevant stage if en
protection and alarm timer stages and the 4 20 mA undercurrent alarm associated with that
input are blocked. The blocking signals may be useful for blocking the current loop inputs
when the CB is open for example.
each current loop inputs, (CLI1/2/3/4 Alarm Start: DDB 1614-1617, CLI1/2/3/4 Trip Start:
DDB 1618-1621, CL Input 1/2/3/4 Alarm: DDB 457-460, CLI Input1/2/3/4 Trip: DDB 1199-
1202). The state of the DDB signals can be programmed to be viewed in the Monitor Bit x
cells of the COMMISSION TESTS column in the relay.
The current loop input starts are mapped internally to the ANY START DDB signal DDB
1312.
Current Loop
Input alarm
> Setting
x = 1 - 4
CLIx I< Fail
(4-20MA Input Only)
CL Card I/P Fail
Current Loop
Input x Trip
> Setting
x = 1 - 4
CLIx I< Fail Alarm
(4-20mA Input Only)
CL Card I/PFail
&
&
(DT)
CLIx Alarm Start
CL Input x Alarm
CLIx Trip Start
CL Input x Trip
P2013ENa
CLIx Alarm Delay
CLIx Trip Delay
(DT)

Figure 36 Current loop input logic diagram
2.18.2 Current loop output
Four analog current outputs are provided with ranges of 0 - 1 mA, 0 - 10 mA, 0 - 20 mA or
4 - 20 mA which can alleviate the need for separate transducers. These may be used to
feed standard moving coil ammeters for analog indication of certain measured quantities or
into a SCADA using an existing analog RTU.
The CLIO output conversion task runs every 50 ms and the refresh interval for the output
measurements is nominally 50 ms.
The u e for each analog output. The range limits are defined
by th ngs.
d monitor a restricted range of the measurements with
nd current quantities can be set in either primary or
, depending on the CLO1/2/3/4 Set Values - Primary/Secondary setting
current loop output.
y
the Maximum and Minimum settings. The relationship is shown in Figure 37.
ser can set the measuring rang
e Maximum and Minimum setti
This allows the user to zoom in an
the desired resolution. Voltage a
secondary quantities
associated with each
The output current of each analog output is linearly scaled to its range limits, as defined b
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-57

OP
0 - 10mA
P1418ENa
Relay
Measurement
Current Output
1mA
0 - 1mA
0mA
Minimum Maximum
Current Output
10mA
0mA
Minimum Maximum
Relay
Measurement
0 - 20mA
Current Output
20mA
0mA
Relay
Measurement
Minimum Maximum
4 - 20mA
Relay
Measurement
Minimum Maximum
20mA
0mA
4mA
Current Output

Figure 37 Relationship between the current output and the relay measurement
Note: If the Maximum is set less than the Minimum, the slopes of the graph
will be negative. This is because the mathematical relation
remains the same irrespective of how Maximum and Minimum a
for example, for 0 - 1 mA range, Maximum always correspon
1 mA and Minimum corresponds to 0 mA.
The P64x transducers are of the current output type. This means that the correct val
output will be maintained over the load range specified. The range of load resistance varie
s
ship
re set,
ds to
ue of
s
a great deal, depending on the design and the value of output current. Transducers with a
full scale output of 10 mA will normally feed any load up to a value of 1000 (compliance
voltage of 10 V). This equates to a cable length of 15 km (approximately) for lightweight
cable (1/0.6 mm cable). A screened cable earthed at one end only is recommended to
reduce interference on the output current signal. The table below gives typical cable
impedances/km for common cables. The compliance voltage dictates the maximum load
that can be fed by a transducer output. Therefore, the 20 mA output will be restricted to a
maximum load of 500 approximately.
Cable 1/0.6 mm 1/0.85 mm 1/1.38 mm
CSA (mm2) 0.28 0.57 1.50
R (/km) 65.52 32.65 12.38
P64x/EN OP/A42 Operation

(OP) 5-58

MiCOM P642, P643, P645

The receiving equipment, whether it is a simple moving-coil (DC milli-ammeter) instrument or
a remote terminal unit forming part of a SCADA system, can be connected at any point in the
output loop and additional equipment can be installed at a later date (provided the
compliance voltage is not exceeded) without any need for adjustment of the transducer
output.
OP
Where th
approp
series l
constant
force th
Power-o
associated
function
alarm (CL
recorded
Curren
Curre
outp
param
e output current range is used for control purposes, it is sometimes worthwhile to fit
riately rated diodes, or Zener diodes, across the terminals of each of the units in the
oop to guard against the possibility of their internal circuitry becoming open circuit. In
this way, a faulty unit in the loop does not cause all the indications to disappear because the
current nature of the transducer output simply raises the voltage and continues to
e correct output signal round the loop.
n diagnostics and continuous self-checking are provided for the hardware
with the current loop outputs. When failure is detected, all the current loop output
s are disabled and a single alarm signal (CL Card O/P Fail, DDB 471) is set and an
Card O/P Fail) is raised. A maintenance record with an error code is also
with additional details about the type of failure.
t loop output parameters are shown in the following table:
nt loop
ut
eter
Abbreviation Units Range Step
Default
min.
Default
max.
Current
Magn
IB-2 Magnitude
IC-2 Magnitude
IA-3 Magnitude
IB-3 Magnitude
IC-3 Magnitude

IC-4 Magnitude
IB-5
IC-5
IA HV Magnitu
IC TV Magnitude
(P643/645)
A 0 to 16 A 0.01 A 0 A 1.2 A
itude
IA-1 Magnitude
IB-1 Magnitude
IC-1 Magnitude
IA-2 Magnitude
IA-4 Magnitude
IB-4 Magnitude
IA-5 Magnitude
Magnitude
Magnitude
de
IB HV Magnitude
IC HV Magnitude
IA LV Magnitude
IB LV Magnitude
IC LV Magnitude
IA TV Magnitude
(P643/645)
IB TV Magnitude
(P643/645)
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-59

OP
Current loop
output
parameter
Abbreviation Units Range Step
Default
min.
Default
max.
Current
Magnitude
IN HV Measured Mag A 0 to 16 A 0.01 A 0 A 1.2 A
IN HV Derived Mag
IN LV Measured Mag
IN LV Derived Mag
IN TV Measured Mag
(P643/645)
IN TV Derived Mag
(P643/645)
Phase
Sequence
Current
Components
I0-1 Magnitude
I1-1 Magnitude
I2-1 Magnitude
I0-2 Magnitude
I1-2 Magnitude
I2-2 Magnitude
I0-3 Magnitude
(P643/645)
I1-3 Magnitude
(P643/645)
I2-3 Magnitude
(P643/645)
I0-4 Magnitude (P645)
I1-4 Magnitude (P645)
I2-4 Magnitude (P645)
I0-5 Magnitude (P645)
I1-5 Magnitude (P645)
I2-5 Magnitude (P645)
A 0 to 16 A 0.01 A 0 A 1.2 A
P-P Voltage
Magnitude
VAB Magnitude
(P643/645)
VBC Magnitude
(P643/645)
(P643/645)
V 0 to 200
V
0.1 V 0 V 140 V
VCA Magnitude
P-N voltage VA
Magnitude (P643/645) 200 V
N Magnitude V 0 to 0.1 V 0 V 80 V
VBN Magnitude
(P643/645)
VCN Magnitude
(P643/645)
Neutral Voltage VN Derived Mag.
Magnitude (P643/645) 200 V
V 0 to 0.1 V 0 V 80 V
P-P Voltage
Magnitude
Vx Magnitude V 0 to 0.1 V 0 V 80 V
200 V
Phase
Sequence
Voltage
Components
V1 Magnitude (P643/645)
V2 Magnitude (P643/645)
V0 Magnitude (P643/645)
V 0 to
200 V
0.1 V 0 V 80 V
RMS Phase
Voltages
VAN RMS (P643/645)
VBN RMS (P643/645)
V 0 to
200 V
0.1 V 0 V 80 V
VCN RMS (P643/645)
P64x/EN OP/A42 Operation

(OP) 5-60

MiCOM P642, P643, P645

OP
Current loop
output
parameter
Abbreviation Units Range Step
Default
min.
Default
max.
Frequency Frequency
Hz 0 to
70 Hz
0.01Hz 45 Hz 65 Hz
RTD
Temperatures
RTD 1
RTD 2
RTD 3
RTD 4
RTD 5
RTD 6
RTD 7
RTD 8
RTD 9
RTD 10
C -40C
to
300C
0.1C 0C 200C
Current Loop
Inputs
CL Input 1
CL Input 2
CL Input 3
CL input 4
- -9999
to
9999
0.1 0 9999
Overflux
element W1
Volts/Hz W1 V/Hz 0 to 20 0.01 0 4
V/Hz W1 Thermal % 0 to 200 0.01 0 120
Overflux
element W2
Volts/Hz W2 V/Hz 0 to 20 0.01 0 4
V/Hz W2 Thermal % 0 to 200 0.01 0 120
Hottest spot
temperatur
0
e
Hot Spot T C -40 to
300
0.1 0 20
Top oil
temperatur
Top
e
Oil T C -40 to
300
0.1 0 200
Ambient
temperature
Ambient T C -40 to
300
0.1 0 200
Loss of life LOL 1 1 300000
status 300000
Status hr 1 to
Note 1: The measurements internal refresh rate is 50 ms.
Note 2: These settings are for nominal 1 A and 100/120 V versions only. For
other nominal versions they need to be multiplied accordingly.
Overfluxing protection (V/f)
Magnetic flux in the transformer core is directly proportional to the voltage and inversely
proportional to the frequency. The high
2.19
er the V/f ratio, the greater the magnetizing current
that wou to heating and sulation fa erfluxing p ction
detects issibly high f iron cor ers as ca ltage
i frequency decre r both. The ri V/f ratio does n ire an
i since this condition may be transient, and the normal condit ould be
r hin 1 to 2 minutes a imum.
The P64x relay provides two four stages overfluxing element. The overfluxing element
Volts/Hz W1 gets the voltage signal from the three phase VT input. The overfluxing element
Volts/Hz W2 acquires the voltage signal from the single phase VT input. The protection
measures the ratio of phase to phase voltage, (VAB), to frequency, V/Hz, and will operate
when this ratio exceeds the setting. One stage can be set to operate with a definite time or
inverse time delay (IDMT), this stage can be used to provide the protection trip output.
There are also 3 other definite time stages which can be combined with the inverse time
characteristic to create a combined multi-stage V/Hz trip operating characteristic using PSL.
ld lead
an inadm
possible in
lux level in the
ilure. The ov
e of transform
rotection fun
used by a vo
ncrease or a
mmediate trip
ase, o se in ot requ
ion sh
estored wit s a max
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-61

OP
, therefore the reset timer starts whenever the
t the element after injection testing.
The reset command will reset all start, trip and alarm DDBs of V/Hz. Measurement related to
t by energizing the relevant
).
Th ges can the relevant n
(BLK W1 VPERHZ>1: DDB 712, BLK W2 VPERHZ B 7 DDB ls a
available to indicate the start and trip of the protection, (Start: DDB 1599-1602, 1604-1607,
T B 1180-1 r DDB W1 V/Hz> ta V/H t
s genera erfluxing alarm stage (DDB 1598, DDB 1603). The state of
the DDB signals can d to be viewed in the Monitor Bit x cells of the
COMMISSION TE the relay.
The overfluxing p are mapped internally to the ANY START DDB signal
DDB 1312.
The first trip stage n IDMT characteristic given as below:
t =
TMS
A blocking signal is provided for the V/Hz>1 stage 1 only, which has the inverse time
characteristic option. The blocking signals are BLK W1 VPERHZ>1 (DDB 712) and BLK W2
VPERHZ>1 (DDB 713). This allows a definite time stage to override a section of the inverse
time characteristic if required. The blocking signal has the effect of resetting the timer, the
start signal and the trip signal.
There is also one definite time alarm stage that can be used to indicate unhealthy conditions
before damage has occurred to the transformer.
The P642 has only one overflux element. On the other hand, the P643/P645 has two
separate overflux elements for both HV side and LV side respectively.
Overfluxing is a thermal heating based function
flux level drops below pickup. The accumulated heat is linearly decreased from the present
value down to zero over the course of the reset time. If after half the reset time, another
overfluxing condition appears, the heating will restart from half of the previous accumulated
level.
A reset command is provided so that the user can rese
overflux will also be reset. The overfluxing function can be rese
DDB signal via the PSL (W1 Rest V/Hz: DDB 889, W2 Rest V/Hz: DDB 890
e V/Hz>1 sta be blocked by energizing DDB sig
13).
als using
signa
the PSL
re also >1: DD
rip: DD
ignals are
187). A furthe Alarm S rt, W2 z> Alarm Star
ted from the ov
be programme
STS column in
rotection starts
can be set as a
(M - 1)
2

Where:
M =
V/f
( V/f Trip Setting )

V = Measured v
f = Measured f
oltage
requency
P64x/EN OP/A42 Operation

(OP) 5-62

MiCOM P642, P643, P645

OP
P1987ENC
V/HZ>1
etting
Frequency
Not Found
Frequency
Not Found
BLK VPERH
ettin
2/3/4
> Setting
V/Hz Alarm
Frequency
Not Found
&
&
/Hz> p
V/Hz>1 Start
>2/3/
V/Hz>2/3/4 Trip
V/Hz Alarm
V/Hz>2/3/4 Delay
V/Hz Alarm Delay
(DT)
(DT)
S
Z>1
Trip S
V/Hz>
g
&
V 1 Tri
(IDMT/DT)
V/Hz>1 Delay
V/Hz 4 Start

Figure 38 Overfluxing logic diagram

F IDM n characteristic igure 39 T overfluxing protectio
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-63

OP
s
he timer
bjected
uld occur
se. The
et time for the
% of V/f>1
d the

r
shown in
The IDMT characteristic is implemented as a thermal function. The internal IDMT timer i
treated as a thermal replica with a cooling characteristic. After a V/Hz excursion, t
should reset according to the reset cooling characteristic. Otherwise, if the unit is su
to another V/Hz e s cooled to normal condition, damage co
before the V/Hz trip point is reached.
A linear reset curve with a Reset Time (V/Hz>x tReset) setting is used for this purpo
actual reset time left is:
R eset * IDMTtimer/tTarget
Where tTarget = T 1)
2
.
The actual trip time delay is:
Trip delay = tTarge ESETtimer/tReset)
The following example explains the reset characteristic. It will take tRes
thermal replica to ompletely to zero after the thermal replica reaches 100
Trip at stage 1. If the thermal replica has not reached 100% of V/f>1 Trip, the reset time will
be reduced propo For example, if the Reset Time setting is set to 100 s, an
thermal replica has only reached 50% of V/f>1 Trip when V/Hz resets, the reset time will be
5 n in another V/Hz excursion rs be the firs set
V/f>1 Reset, the V delay takes the reset time left into consideration, as
Stage 3.
xcursion before it ha
eset time = tR
MS/(M-
t * (1-R
reset c
rtionally.
0 s, as show Stage 2. If appea fore t re eaches
/Hz time

Figure 40 Rese haracteristic t c

P64x/EN OP/A42 Operation

(OP) 5-64

MiCOM P642, P643, P645

OP
3. OPERATION OF NON-PROTECTION FUNCTIONS
The following section details the operation of the non-protection functions of the P64x.
Current transformer supervision (CTS)
Current transformer supervision
3.1
is based on the measurement of the ratio of I2/I1 at all ends.
both I2 and I1 are non-zero
T problem
If this condition
(I1 greater than CTS I1) is detected at only one end, it is assumed that either an inrush
prote
When this ratio is not zero, one of the following two conditions may be present:
An unbalanced fault is present on the system
There is a 1 or 2 phase CT problem both I2 and I1 are non-zero
If the I2/I1 ratio is greater than the set value, CTS I2/I1>2, at all ends, it is almost certainly a
genuine fault condition (CTS I2/I1>2 set above maximum unbalanced load and below the
minimum unbalanced fault current). Therefore CTS will not operate. If this ratio is detected
at one end only, one of the following conditions may be present:
A C
A single end fed fault condition
I1 is used to confirm whether it is a CT problem or not. If I1 is greater than CTS I1 is
detected at all ends, it must be a CT problem and CTS is allowed to operate.
condition or a single end fed internal fault is present. Therefore, the CTS operation is
blocked.
The CTS status under the CT SUPERVISION heading can be set either as indication or
restraint. In indication mode, the CTS alarm time delay is automatically set to zero. If a CT
failure is present, an alarm would be issued without delay, but the differential protection
would remain unrestricted. Therefore, the risk of unwanted tripping under load current is
igure 41, the restraint region of the bias characteristic increases. The low
lly blocked by CTS
nction. Earth fault
s immune to CTS blocking if IN> input is set to measured.
present. In restraint mode, the differential protection is blocked for 20 ms after CT failure
has been detected. Then the new setting Is-CTS is applied to the differential protection, as
shown in F
impedance REF, earth fault and NPS overcurrent protections are interna
when a CT failure is detected in the CT used by each protection fu
ction i
Idiff/In
K2
K1
Is1/K1 Is2 Ibias/In
Is1
Is-CTS
Restraint
region
Operating region
P4285ENa

Figure 41 CTS I1 setting applied to the differential protection
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-65

OP

Figure 42 Differential CTS logic diagram
Figure 42 shows that CTS monitors the positive and negative sequence currents of all ends
(2 to 5, depending on the relay model). A faulty CT is determined if the following conditio
are present at the same time:
The po current inputs exceeds the set release
threshold I1 (CTS I1 setting under the SUPERVISON menu). This also means that CTS
can only operate if minimum load current of the protected object is present.
current, CTS
a low set
nce current is
ability of
a significant
ns
sitive sequence current in at least two
On exactly one end a high set ratio of negative to positive sequence
I2/I1>2, is exceeded.
On all other ends the ratio of negative to positive sequence current is less than
value, CTS I2/I1> 1, or no significant current is present (positive seque
below the release threshold I1)
Only a single or double phase CT failure can be detected by this logic. The prob
symmetrical three-phase CT failures is very low, therefore in practice this is not
problem.
P64x/EN OP/A42 Operation

(OP) 5-66

MiCOM P642, P643, P645

OP
3.2 Circuitry fail alarm
The circuitry fail alarm logic requires the following settings: Is-cctfail>, K-cctfail and tls-
cctfail>. If the differential current is bigger than Is-cctfail> setting and not trip is issued after
the tls-cctfail> time delay has elapsed, an alarm would be issued indicating a CT problem.
Idiff/Inom
Is_HS2
K2
Is_HS1
Is2
Is1
K1
Is_CTS
Ibias/Inom
K-cctfail
Is-cctfail>
P4286ENa

Figure 43 Circuitry fail alarm fault characteristic
3.3 VT supervision
The voltage transformer supervision (VTS) feature is used to detect failure of the ac voltage
inputs to the relay. This may be caused by internal voltage transformer faults, overloading,
or faults on the interconnecting wiring to relays. This usually results in one or more VT fuses
blowing. Following a failure of the ac voltage input there would be a misrepresentation of
the phase voltages on the power system, as measured by the relay, which may result in
maloperation.
P643 a version 02B and later include an additional option in the
VTS Status setting cell. In softwa rsions 01B and 01D, the VTS Status may be set to
locking or indication only. From software version 02B, the VT supervision status may also
be set to disabled. Therefore, in such applications where the VTS is not required it can be
disabled.
The VTS logic in the relay is designed to detect the voltage failure, and automatically adjust
the configuration of protection elements whose stability would otherwise be compromised. A
time-delayed alarm output is also available.
VTS can be declared by a miniature circuit breaker (MCB) status input, or by an internal logic
using relay measurement. For the measured method, there are three main aspects to
consider regarding the failure of the VT supply. These are defined below:
Loss of one or two phase voltages
Loss of all three phase voltages under load conditions
Absence of three phase voltages upon line energization
nd P645 relays with software
re ve
b
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-67

OP
s. The VTS logic considers
T2 or
CT3 if the VT is located in the HV, TV or LV windings respectively.
In a P645, the VTS I>Inhibit and VTS I2>Inhibit settings are always referred to CT1, CT3 or
T2 CT are
ase basis to
S I2>Inhibit
ration for
ring system
ence quantities
3.3.2
The phase voltage level detectors are fixed and will drop off at 10 V and pickup at 30 V.
The sensitivity of the superimposed current elements is fixed at 0.1 In.
3.3.3 Absence of three phase voltages upon line energization
If a VT were inadvertently left isolated prior to line energization, incorrect operation of voltage
dependent elements could result. The previous VTS element detected three phase VT
failure by absence of all 3 phase voltages with no corresponding change in current. On line
energization there will, however, be a change in current (as a result of load or line charging
current for example). An alternative method of detecting 3 phase VT failure is therefore
required on line energization.
The absence of measured voltage on all 3 phases on line energization can be as a result of
2 conditions. The first is a 3 phase VT failure and the second is a close up three phase fault.
The first condition would require blocking of the voltage dependent function and the second
would require tripping. To differentiate between these 2 conditions an overcurrent level
detector (VTS > Inhibit) is used which will prevent a VTS block from being issued if it
operates. This element should be set in excess of any non-fault based currents on line
energization (load, line charging current, transformer inrush current if applicable) but below
the level of current produced by a close up 3 phase fault. If the line is now closed where a 3
phase VT failure is present the overcurrent detector will not operate and a VTS block will be
applied. Closing onto a three phase fault will result in operation of the overcurrent detector
and prevent a VTS block being applied.
This logic will only be enabled during a live line condition (as indicated by the relays pole
dead logic) to prevent operation under dead system conditions, such as where no voltage
will be present and the VTS > Inhibit overcurrent element will not be picked up.
The settings VTS I>Inhibit and VTS I2>Inhibit are in pu value
the current associated to the winding where the VT is located.
In a P643, the VTS I>Inhibit and VTS I2>Inhibit settings are always referred to CT1, C
CT5 if the VT is located in the HV, TV or LV windings respectively. In a P645, if the VT is in
the HV winding, and the HV CT Terminals setting is 00011, then T1 CT and
nt. This gives ope
the loss of one or two phase voltages. Stability of the VTS function is assured du
the presence of NPS current. The use of negative sequ
ensures correct operation even where three-limb or V connected VTs are used.
l three phase voltages under load conditions
associated to the HV winding. The relay compares the HV current on a per-ph
the VTS I>Inhibit setting, and the HV negative sequence current to the VT
setting. In this case, the settings are always relative to T1 CT.
3.3.1 Loss of one or two phase voltages
The VTS feature within the relay operates on detection of negative phase sequence (NPS)
voltage without the presence of negative phase sequence curre
fault conditions, by
Negative Sequence VTS Element:
The negative sequence thresholds used by the element are V2 = 10 V (V2 drop off is 9.5 V)
and I2 = 0.05 to 0.5In settable (defaulted to 0.05 In).
Loss of al
Under the loss of all three phase voltages to the relay, there will be no negative phase
sequence quantities present to operate the VTS function. However, under such
circumstances, a collapse of the three phase voltages will occur. If this is detected without a
corresponding change in any of the phase current signals (which would be indicative of a
fault), then a VTS condition will be raised. In practice, the relay detects the presence of
superimposed current signals, which are changes in the current applied to the relay. These
signals are generated by comparison of the present value of the current with that exactly one
cycle previously. Under normal load conditions, the value of superimposed current should
therefore be zero. Under a fault condition a superimposed current signal will be generated
which will prevent operation of the VTS.
P64x/EN OP/A42 Operation

(OP) 5-68

MiCOM P642, P643, P645

OP
Required to drive the VTS logic are a number of dedicated level detectors as follows:
A>, B>, C>, these level detectors operate in less than 20 ms and their settings should
be greater than load current. This setting is specified as the VTS current threshold.
These level detectors pick-up at 100% of setting and drop-off at 95% of setting.
2>, this level detector operates on negative sequence current and has a user setting.
This level detector picks-up at 100% of setting and drops-off at 95% of setting.
IA>, B>, C>, these level detectors operate on superimposed phase currents and
have a fixed setting of 10% of nominal. These level detectors are subject to a count
strategy such that 0.5 cycle of operate decisions must have occurred before operation.
VA>, VB>, VC>, these level detectors operate on phase voltages and have a fixed
setting, Pick-up level = 30 V (Vn = 100/120 V), 120V (Vn = 380/480 V), Drop Off level =
10V (Vn = 100/120 V), 40V (Vn = 380/480 V).
V2>, this level detector operates on negative sequence voltage, it has a fixed setting of
10V/40 V depending on VT rating (100/120 or 380/480) with pick-up at 100% of setting
and drop-off at 95% of setting.
Figure 44 shows the VTS logic implemented in the P643 and P645 relays with software
versions 01B and 01D.
P2226ENb
&
Accelerate IND
Any voltage
dependent function
&
I2>
All pole dead
tVTS
0
&
S
Q
R
&
S
Q
R
1
MCB / VTS opto
1
Slow block
Fast block
IA>
20ms
0
1
S
Q
R
Indication
&
240ms
S
Q
R
Any pole dead
1
IB>
IC>
VA>
VB>
VC> &
&
& V2>
1
DIA>
1
DIB>
DIC>
&
&
VTS_blocking
VTS_autoreset &
&
1
VTS_manreset
1

Figure 44 VTS logic included in software versions 01B and 01D
The above logic was modified to improve the operation of the VTS element during line
energization in the absence of one or two voltage signals. Error! Reference source not
found. shows the new VTS logic implemented in software versions 02B and later.


Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-69

OP
&
ACCELERATE IND
ANY VOLTAGE DEPENDENT
FUNCTION
&
ALL POLE DEAD
tVTS
0
I2>
& S
Q
R
&
S
Q
R
1
MCB / VTS OPTO
1
SLOW BLOCK
IA>
`
FAST BLOCK
20ms
0
1 S
Q
R
INDICATION
&
240ms
ANY POLE DEAD
1
IB>
IC>
VA>
VB>
VC>
&
&
&
V2>
1
IA>
1
IB>
IC>
&
&
VTS_BLOCKING
VTS_AUTORESET &
&
1
VTS_MANRESET 1
S
Q
R
1

Figure 45 VTS logic included in software versions 02B and further
3.3.3.1 Inputs
Signal name Description
A>, B>, C> Phase current levels (Fourier magnitudes)
2> 2 level (Fourier magnitude).
A, B, C
Phase current samples (current and one cycle
previous)
VA>, VB>, VC> Phase voltage signals (Fourier magnitudes)
V2> Negative sequence voltage (Fourier magnitude)
ALL POLE DEAD (DDB 1772)
Breaker is open for all phases (driven from auxiliary
contact or pole dead logic).
VTS_MANRESET A VTS reset performed via front panel or remotely.
VTS_AUTORESET
A setting to allow the VTS to automatically reset
after this delay.
MCB/VTS OPTO (DDB 874) To remotely initiate the VTS blocking using an opto
Any Voltage Dependent Function
(DDB 1739)
Outputs from any function that use the system
voltage, if any of these elements operate before a
VTS is detected the VTS is blocked from operation.
The outputs include starts and trips.
Accelerate Ind (DDB 1738)
Signal from a fast tripping voltage dependent
function used to accelerate indications when the
indicate only option is selected
Any Pole Dead (DDB 1773)
Breaker is open on one or more than one phases
(driven from auxiliary contact or pole dead logic)
tVTS The VTS timer setting for latched operation
P64x/EN OP/A42 Operation

(OP) 5-70

MiCOM P642, P643, P645

3.3.3.2 Outputs
Signal name Description
VTS Fast Block (DDB1 800) Used to block voltage dependent functions
VTS Slow Block (DDB 1801) Used to block the Any Pole dead signal
VTS Indication (DDB 477) Signal used to indicate a VTS operation
3.3.4 Operation
The relay may respond as follows to an operation of any VTS element:
VTS set to provide alarm indication only (DDB 477 VT Fail Alarm);
Optional blocking of voltage dependent protection elements (DDB 1800 VTS Fast Block,
DDB 1801 VTS Slow Block);
Optional conversion of directional overcurrent and directional NPS overcurrent elements
to non-directional protection (available when set to blocking mode only). These settings
are found in the function links cell of the relevant protection element columns in the
menu.
Time delayed protection elements (Directional NPS Overcurrent) are blocked after the VTS
Time Delay on operation of the VTS Slow Block. Fast operating protection elements
(Directional overcurrent, Neutral Voltage Displacement, Undervoltage) are blocked on
operation of the VTS Fast Block.
Note: The neutral voltage displacement protection is only blocked by VTS if
the neutral voltage input is set to Derived and not Measured.
Other protections can be selectively blocked by customizing the PSL, integrating DDB 1800
VTS Fast Block and DDB 1801 VTS Slow Block with the protection function logic.
The VTS > Inhibit or VTS 2> Inhibit elements are used to override a VTS block in event of a
fault occurring on the system which could trigger the VTS logic. Once the VTS block has
been e ble for subsequent system faults to
override the block. The VTS block will therefore be latched after a user settable time delay
. Once the signal has latched then two methods of resetting are available.
using the front panel interface (or remote communications) provided the
VTS time delay expires if a trip signal is given.
s input. However, this facility has been provided for compatibility with various
nt practices. Energizing an opto-isolated input assigned to MCB Open on the
operation, it must be ensured that the current pick-up setting of these elements is higher
OP
stablished, however, then it would be undesira
VTS Time Delay
The first is manually
VTS condition has been removed and secondly, when in Auto mode, by the restoration of
the three-phase voltages above the phase level detector settings mentioned previously.
A VTS indication will be given after the VTS Time Delay has expired. In the case where the
VTS is set to indicate only the relay may potentially mal-operate, depending on which
protection elements are enabled. In this case the VTS indication will be given before the
Where a miniature circuit breaker (MCB) is used to protect the voltage transformer ac output
circuits, it is common to use MCB auxiliary contacts to indicate a three-phase output
disconnection. As previously described, it is possible for the VTS logic to operate correctly
without thi
utilities curre
relay will therefore provide the necessary block.
Where directional overcurrent elements are converted to non-directional protection on VTS
than full load current.
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-71

OP
(pole dead). This
Slow Block VTS signal low,

e Step size
3.3.5 Pole dead logic
Pole dead logic is only available in P643 and P645 models, since it requires the 3-phase VT
input. It is only available for the winding where the three-phase VT is located. This logic is
used by the relay to determine when the circuit breaker poles are open
indication may be forced, using status indication from CB auxiliary contacts (52a or 52b), or
internally determined by the relay. 52b contacts need to be inverted in the PSL because
only the CB closed DDB signal is available for each breaker. The relay will also initiate a
pole dead condition if the following conditions are asserted:
3PH_CB_OPEN signal low,
The line current and voltage fall below a preset threshold.
This is necessary so that a pole dead indication is still given even when an upstream breaker
is opened. The undervoltage (V<) and undercurrent (<) thresholds have the following, fixed,
pick-up and drop-off levels:
Settings Rang
V< Pick-up and drop off
40V and 120V (380/480V)
Fixed
10V and 30V (100/120V)
< Pick-up and drop off 0.05 n and 0.055n Fixed

Note: If the VT is connected at the busbar side, auxiliary contacts (52a or
52b) must be connected to the relay for a correct pole dead indication.
See Figure 46
P64x/EN OP/A42 Operation

(OP) 5-72

MiCOM P642, P643, P645

OP
P4287ENa
VT Connect to
Mag_IA = MAG_IALV
Mag_IB = MAG_IBLV
Mag_IC = MAG_ICLV
3_PH_CB_Open =
CBLV_OPEN
Mag_IA = MAG_IAHV
Mag_IB = MAG_IBHV
Mag_IC = MAG_ICHV
3PH_CB_Open = CBHV_OPEN
HV
LV
TV
Mag_IA = MAG_IATV
Mag_IB = MAG_IBTV
Mag_IC = MAG_ICTV
3_PH_CB_Open =
CBTV_OPEN
HV CT
Setting
(==001)(==00001) CBHV_OPEN=(~DDB_CB1_AUX_3PH_CLOSED)
(==011)(==00011) CBHV_OPEN=(~DDB_CB1_AUX_3PH_CLOSED) &&(~ DDB_CB2_AUX_3PH_CLOSED)
LV CT
Setting
(==100) CBLV_OPEN=(~DDB_CB3_AUX_3PH_CLOSED)
(==110) CBLV_OPEN=(~DDB_CB3_AUX_3PH_CLOSED) && (~DDB_CB2_AUX_3PH_CLOSED)
(==10000) CBLV_OPEN=(~DDB_CB5_AUX_3PH_CLOSED)
(==11000) CBLV_OPEN=(~DDB_CB5_AUX_3PH_CLOSED) &&(~ DDB_CB4_AUX_3PH_CLOSED)
TV CT
Setting
(==010) CBTV_OPEN=(~ DDB_CB2_AUX_3PH_CLOSED)
(==00100) CBLV_OPEN=(~ DDB_CB3_AUX_3PH_CLOSED)
(==00110) CBTV_OPEN=(~DDB_CB3_AUX_3PH_CLOSED) && (~DDB_CB2_AUX_3PH_CLOSED)
(==01100) CBTV_OPEN=(~DDB_CB4_AUX_3PH_CLOSED) && (~DDB_CB3_AUX_3PH_CLOSED)
Mag_IA <UnderCurrentPickUp
Mag_VA <UnderVoltagePickUp
&
3PH_CB_Open
Mag_IC <UnderCurrentPickUp
Mag_IB <UnderCurrentPickUp
Mag_VB <UnderVoltagePickUp
Mag_VC <UnderVoltagePickUp
&
&
Slow Block VTS
&
1
1
1
1
&
Delay Counter
Delay Counter
Delay Counter
Pole Dead A
(DDB 1774)
Pole Dead B
(DDB 1775)
Pole Dead C
(DDB 1776)
All Pole Dead
(DDB 1772)
Any Pole Dead
(DDB 1773)

Figure 46 P643/5 Pole dead logic
If one or more poles are dead, the relay will indicate which phase is dead and will also assert
the ANY POLE DEAD DDB signal (DDB 1773). If all phases were dead the ANY POLE
DEAD signal would be accompanied by the ALL POLE DEAD DDB signal (DDB 1772).
In the 801 - Slow Block) to

Note: When no auxiliary contacts are available, the 3PH_CB_OPEN signal
must be forced low to avoid a wrong indication of a pole dead
condition.

event that the VT fails a signal is taken from the VTS logic (DDB 1
block the pole dead indications that would be generated by the undervoltage and
undercurrent thresholds. However, the VTS logic will not block the pole dead indications if
they are initiated by a CB Open signal.
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-73

OP
gate are the
available.
ad
y pole dead
ly has CB
contacts,
the
w, the relay
auxiliary
The 3PH_CB_Open signal is the output of an AND gate. The inputs of this AND
statuses of the breakers associated with the winding where the pole dead logic is
When no auxiliary contacts are available, the 3PH_CB_Open signal shown in the pole de
logic diagram must be forced low, so that valid all pole dead (DDB 1772) and an
(DDB 1773) conditions are given. In the programmable scheme logic, the relay on
closed signals (DDBs 719, 721, 723, 725, 727). If there are no auxiliary breaker
the CB closed signals should be forced high, so that the 3PH_CB_Open signal is low. If
3PH_CB_Open signal is low, and the VTS Slow Block (DDB 1801) is also lo
checks on the currents and voltages to detect an all pole or any pole dead condition.
Figure 47 shows a way of forcing the CB closed signals high when there are no
contacts.
DDB #070
Input L7
DDB #071
Input L8
DDB #072
Input L9
DDB #073
Input L10
DDB #074
Input L11
DDB #719
CB1 Closed
DDB #721
CB2 Closed
DDB #723
CB3 Closed
DDB #725
CB4 Closed
DDB #727
CB5 Closed
1
1
1
1
1
P4345ENa

Figure 47 P643/5 Pole dead logic CB clo
I o notice that in the a close
signals should be forced high. If not, the logic ssert the all pole dead and any pole dead
s inding may still be en
3.4 Changing setting groups
T ed usi nu selection or by using
the hotkey menu. In the Configuration
s (SG Select 1x) and g
group selection, can be used to select ese
D onnected to opto
selection of the setting groups. If Setting Group - select via menu is selected, in the
C ive Setti
group. The setting group can be cha tting
G .
lect 1x S
sed signals
t is important t bsence of auxiliary breaker contacts, the CB
will a
ignals when the w ergized.
he setting groups can be chang ng 2 DDB signals or by a me
column if Setting Group - select via PSL is
884 (SG Select x1), which are dedicated for settin elected, DDBs 885
the setting group as shown in the table below. Th
inputs for local selection or control inputs for remote DB signals can be c
onfiguration column the Act ngs - Group1/2/3/4 can be used to select the setting
nged using the hotkey menu providing that Se
G select x1 Selected setting group
roup - select via menu is chosen
SG se
0 0 1
0 1 2
1 0 3
1 1 4
Note: Setting groups c Scheme
Logic. Each is independent per group - not shared as common. The
settings are generated in the Settings and Records application in
MiCOM S1 Studio, or can be applied directly from the relay front panel
menu. The programmable scheme logic can only be set using the
PSL Editor application in MiCOM S1 Studio, generating files with
extension ".psl".
omprise both Settings and Programmable
P64x/EN OP/A42 Operation

(OP) 5-74

MiCOM P642, P643, P645

OP
al that where the installation needs application-specific PSL that the appropriate
.psl file is downloaded (sent) to the relay, for each and every setting group that will be used.
If the user f d the required .psl file to any s at may be brought
i lt PSL w erational
a
3.5 C
inputs function as software switches that can be set or reset either locally or
These inputs can be used to trigger any function that they are connected to as
control inputs which
The function of these
It is essenti
ails to downloa etting group th
nto service, then factory defau
nd safety consequences.
ill still be resident. This may have severe op
ontrol inputs
The control
remotely.
part of the PSL. There are three setting columns associated with the
are: CONTROL INPUTS, CTRL I/P CONFIG and CTRL I/P LABELS.
columns is described below:
Menu text Default setting Setting range Step size
CONTROL INPUTS
Ctrl I/P Status 00000000000000000000000000000000
Control Input 1 No Operation No Operation, Set, Reset
Control Input 2 to 32 No Operation No Operation, Set, Reset
The Control Input commands can be found in the Control Input menu. In the Ctrl /P
status menu cell there is a 32 bit word which represent the 32 control input commands. The
status of the 32 control inputs can be read from this 32 bit word. The 32 control inputs can
also be set and reset from this cell by setting a 1 to set or 0 to reset a particular control input.
Alternativ h of
setting ce
relay menu as describ
rm control
ely, eac the 32 Control Inputs can be set and reset using the individual menu
lls Control Input 1, 2, 3, and so on. The Control Inputs are available through the
ed above and also using the rear communications.
In the programmable scheme logic editor 32 Control Input signals, DDB 1824 - 1855, which
can be set to a logic 1 or On state, as described above, are available to perfo
functions defined by the user.
The status of the Control Inputs configured as latched is stored in flash memory. Therefore,
in the event that the auxiliary supply is interrupted, the status of the control inputs is recorded
even if the battery is missing or discharged. Once the auxiliary supply is restored, the
control input is set to the same status as before the auxiliary supplied failed.
Menu text Default setting Setting range Step size
CTRL I/P CONFIG
Hotkey Enabled 11111111111111111111111111111111
Control Input 1 Latched Latched, Pulsed
Ctrl Command 1 SET/RESET
SET/RESET, IN/OUT, ENABLED/DISABLED,
ON/OFF
Control Input 2 to 32 Latched Latched, Pulsed
Ctrl Command 2 to 32 SET/RESET
SET/RESET, IN/OUT, ENABLED/DISABLED,
ON/OFF

Menu text Default setting Setting range Step size
CTRL I/P LABELS
Control Input 1 Control Input 1 16 character text
Control Input 2 to 32 Control Input 2 to 32 16 character text
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-75

OP
ONFIG column has several functions, one of which allows the user to
be set, reset or pulsed without
NPUTS column. The Ctrl Command cell also allows the
e hotkey menu, to be changed to something more suitable
l control input, such as ON / OFF or IN / OUT.
the text associated with each
ntrol input is accessed by the
The MiCO nge of relays contains ATA column that can o track
PSL modi A total of 12 cells are c in the PSL DATA c r each
setting group. for
Grp PSL Ref
ONFIG column has several functions, one of which allows the user to
be set, reset or pulsed without
NPUTS column. The Ctrl Command cell also allows the
e hotkey menu, to be changed to something more suitable
l control input, such as ON / OFF or IN / OUT.
the text associated with each
ntrol input is accessed by the
The MiCO nge of relays contains ATA column that can o track
PSL modi A total of 12 cells are c in the PSL DATA c r each
setting group. for
Grp PSL Ref
The CTRL I/P C TRL I/P C
configure the control inputs as either latched or pulsed. A latched control input will remain
in the set state until a reset command is given, either by the menu or the serial
communications. A pulsed control input, however, will remain energized for 10 ms after the
set command is given and will then reset automatically (no reset command is required).
In addition to the latched/pulsed option this column also allows the control inputs to be
individually assigned to the Hotkey menu by setting 1 in the appropriate bit in the Hotkey
Enabled cell. The hotkey menu allows the control inputs to
configure the control inputs as either latched or pulsed. A latched control input will remain
in the set state until a reset command is given, either by the menu or the serial
communications. A pulsed control input, however, will remain energized for 10 ms after the
set command is given and will then reset automatically (no reset command is required).
In addition to the latched/pulsed option this column also allows the control inputs to be
individually assigned to the Hotkey menu by setting 1 in the appropriate bit in the Hotkey
Enabled cell. The hotkey menu allows the control inputs to
the need to enter the CONTROL I
SET/RESET text, displayed in th
the need to enter the CONTROL I
SET/RESET text, displayed in th
for the application of an individua for the application of an individua
The CTRL I/P LABELS column makes it possible to change
individual control input. This text will be displayed when a co
The CTRL I/P LABELS column makes it possible to change
individual control input. This text will be displayed when a co
hotkey menu, or it can be displayed in the PSL.
3.6 PSL DATA column
hotkey menu, or it can be displayed in the PSL.
3.6 PSL DATA column
M P64x ra
fications.
M P64x ra
fications.
a PSL D
ontained
a PSL D
ontained
be used t
olumn, 3 fo
be used t
olumn, 3 fo
The function The function each cell is shown below: each cell is shown below:

Wh relay, the user will be
pro groups the PSL is for and a reference
ID. The first 32 ch c rs of the reference ID will be displayed
in this cell. The and keys can be used to scroll through
en downloading a PSL to the
mpted to enter which
ara te
32 characters as only 16 can be displayed at any one time.

18 Nov 2002
08:59:32.047


isplays the date and time when the PSL was down
loaded to the relay.

This cell d
Grp 1 PSL ID
2062813232


This is a unique number for the PSL that has been entered.
Any change in the PSL will result in a different number being
displayed.
Note: The above cells are repeated for each setting group.
3.7 Auto reset of trip LED indication
The trip LED can be reset when the flags for the last fault are displayed. The flags are
displayed automatically after a trip occurs, or can be selected in the fault record menu. The
reset of trip LED and the fault records is performed by pressing the key once the fault
record has been read.
Setting Sys Fn Links in the SYSTEM DATA Column to logic 1 sets the trip LED to
automatic reset. Resetting will occur when the circuit is reclosed and the Any Pole Dead
signal (DDB 1773) has been reset for three seconds. Resetting, however, will be prevented
if the Any start signal is active after the breaker closes.
P64x/EN OP/A42 Operation

(OP) 5-76

MiCOM P642, P643, P645

OP
Any Pole Dead
Any Start
Trip LED
ENABLE
DISABLE
Tr3Ph (Any Trip)
Reset (Command)
Reset (Logic Input)
SETTING:
SELF RESET
&
3s
0
1
S
R
Q
P2129ENa

Figure 48 Trip LED logic diagram
3.8 Reset of programmable LEDs and output contacts
The programmable LEDs and output contacts can be set to be latched in the programmable
scheme logic. If there is a fault record then clearing the fault record by pressing the key
once the fault record has been read will clear any latched LEDs and output contacts. If there
is no fault record, then as long as the initiating signal to the LED or output contact is reset
the LEDs and contacts can be reset by one of the following methods.
1. Using the View Records - Reset Indications menu command cell
2. Using DDB 876 Reset Relays/LED which can be mapped to an Opto Input or a
Control Input for example
3.9 Real time clock synchronization via opto-inputs
In modern protective schemes it is often desirable to synchronize the relays real time clock
so that events from different relays can be placed in chronological order. This can be done
using the IRIG-B input, if fitted, or via the communication interface connected to the
substation control system. In addition to these methods the P64x range offers the facility to
synchronize using an opto-input by routing it in PSL to DDB 881 (Time Sync.). Pulsing this
input will result in the real time clock snapping to the nearest minute if the pulse input is 3 s
of the relay clock time. If the real time clock is within 3 s of the pulse the relay clock will
crawl (the clock will slow down or get faster over a short period) to the correct time. The
recommended pulse duration is 20 ms to be repeated no more than once per minute. An
example of the time sync. function is shown below:
Time of Sync. Pulse Corrected time
19:47:00 to 19:47:29 19:47:00
19:47:30 to 19:47:59 19:48:00
Note: The above assumes a time format of hh:mm:ss
To avoid the event buffer from being filled with unnecessary time sync. events, it is possible
to ignore any event that generated by the time sync. opto input. This can be done by
applying the following settings:
Menu text Value
RECORD CONTROL
Opto Input Event Enabled
Protectio Enabled n Event
DDB 63 - 32 (Opto Inputs) Set Time Sync. associated opto to 0
Operation P64x/EN OP/A42

MiCOM P642, P643, P645

(OP) 5-77

OP
3.10
e PSL.
ed to
give the desired indication on function key activation.
These function keys can be used to trigger any function that they are connected to as part of
the PSL. The function key commands can be found in the Function Keys menu (see the
Settings chapter, P64x/EN ST). In the Fn. Key Status menu cell there is a 10-bit word which
represent the 10 function key commands and their status can be read from this 10-bit word.
In the programmable scheme logic editor 10 function key signals, DDB 355 - 364, which can
be set to a logic 1 or On state, as described above, are available to perform control functions
defined by the user.
The Function Keys column has the Fn. Key n Mode cell which allows the user to configure
the function key as either Toggled or Normal. In the Toggle mode the function key DDB
signal output will remain in the set state until a reset command is given, by activating the
function key on the next key press. In the Normal mode, the function key DDB signal will
remain energized for as long as the function key is pressed and will then reset automatically.
A minimum pulse duration can be programmed for a function key by adding a minimum
pulse timer to the function key DDB output signal.
The ble the function key signals in
mode and their DDB signal active high, to
be locked in their active state thus preventing any further key presses from deactivating the
ng a function key that is set to the Normal mode causes the
rupted, the status of the function keys is recorded even
if the battery is missing or discharged. Once the auxiliary supplied is restored, the function
key is set to the same status as befo supplied failed. Please also note the
relay will only recognize a single function key press at a time and minimum key press
duration of approximately 200 msec. is requ d before the key press is re ized in PSL.
This de-glitching feature avoids accidental double key presses.
To improve the recognition time of the time sync. opto input by approximately 10 ms, the
opto input filtering could be disabled. This is achieved by setting the appropriate bit to 0 in
the Opto Filter Cntl cell in the OPTO CONFIG column.
Disabling the filtering may make the opto input more susceptible to induced noise.
Fortunately the effects of induced noise can be minimized by using the methods described in
section 2.3.3 of the Firmware Design chapter P64x/EN FD.
Function keys
The P643/5 relay offers users 10 function keys for programming any operator control
functionality such as Reset latched Relays/LEDS/Alarms, Select Group 2 using th
Each function key has an associated programmable tri-color LED that can be programm
Fn. Key n Status cell is used to enable/unlock or disa
PSL. The Lock setting has been specifically provided to allow the locking of a function key
thus preventing further activation of the key on consequent key presses.
This allows function keys that are set to Toggled
associated function. Locki
associated DDB signals to be permanently off. This safety feature prevents any inadvertent
function key presses from activating or deactivating critical relay functions.
The Fn. Key Labels cell makes it possible to change the text associated with each individual
function key. This text will be displayed when a function key is accessed in the function key
menu, or it can be displayed in the PSL.
The status of the function keys is stored in flash memory. In the event that the auxiliary
supply is interrupted the status of all the function keys will be recorded. Therefore, in the
event that the auxiliary supply is inter
re the auxiliary
ire cogn
P64x/EN OP/A42 Operation

(OP) 5-78

MiCOM P642, P643, P645

OP

Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645


AP
APPLICATION NOTES









Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)



P64x/EN AP/A42 Application Notes



MiCOM P642, P643, P645

AP
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-1

AP
CONTENTS
(AP) 6-
1. INTRODUCTION 7
1.1 Transformer protection 7
1.1.1 Introduction 7
1.1.2 Transformer connections 8
1.1.3 Overview of existing practices 10
1.2 P64x protection relay 12
1.2.1 Protection functions 12
1.2.2 Non protection features 14
2. APPLICATION OF INDIVIDUAL PROTECTION FUNCTIONS 15
2.1 Overall differential protection (87) 15
2.1.1 Biased elements 15
2.1.2 Ratio correction 19
2.1.3 Vector group correction 20
2.1.4 Zero sequence filter 22
2.1.5 Magnetizing inrush stabilization 24
2.1.6 High set operation 27
2.1.7 Setting guidelines for transformer biased differential protection 28
2.1.8 Setting guidelines for short-interconnector biased differential protection 37
2.2 Possible misindication of the unfaulted phases due to fault current distribution 39
2.3 Restricted earth fault protection 50
2.3.1 Basic principles 50
2.3.2 REF operating mode 53
2.3.3 Setting guidelines for low impedance biased REF protection 54
2.4 Overfluxing protection and blocking 57
2.4.1 Basic principles 57
2.4.2 Transformer overfluxing 57
2.4.3 Time delayed overfluxing protection 58
2.4.4 Setting guidelines for overfluxing protection 59
2.4.5 5th Harmonic blocking 61
2.5 Phase fault overcurrent protection (50/51) 62
2.5.1 Application of timer hold facility 66
2.5.2 Setting guidelines for overcurrent protection 66
2.6 Directional phase fault overcurrent protection (67) 67
2.7 Earth fault protection (SBEF) 69
2.8 Directional earth fault protection (DEF) 69
2.8.1 Residual Voltage polarization 69
2.8.2 Negative sequence polarization 69
P64x/EN AP/A42 Application Notes

(AP) 6-2

MiCOM P642, P643, P645

AP
2.8.3 General setting guidelines for DEF 70
2.9 Negative phase sequence (NPS) overcurrent protection (46OC) 70
2.9.1 Setting guidelines for NPS overcurrent protection 71
2.9.1.1 Negative phase sequence current threshold 71
2.9.1.2 Time delay for the negative phase sequence overcurrent element 71
2.9.1.3 Directionalizing the negative phase sequence overcurrent element 71
2.10 Undervoltage protection function (27) 72
2.10.1 Setting guidelines for undervoltage protection 72
2.11 Overvoltage protection (59) 73
2.11.1 Setting guidelines for overvoltage protection 73
2.12 Residual overvoltage/neutral voltage displacement protection function (59N) 74
2.12.1 Setting guidelines for residual overvoltage/neutral voltage displacement protection 75
2.13 Underfrequency protection (81U) 75
2.13.1 Setting guidelines for underfrequency protection 76
2.14 Overfrequency protection function (81O) 76
2.14.1 Setting guidelines for overfrequency protection 76
2.15 Circuit breaker fail protection (CBF) 77
2.15.1 Reset mechanisms for breaker fail timers 77
2.15.2 Setting guidelines for circuit breaker failure protection 78
2.15.2.1 Breaker fail timer settings 78
2.15.2.2 Breaker fail undercurrent settings 78
2.16 Resistive temperature device (RTD) thermal protection 78
2.16.1 Setting guidelines for RTD thermal protection 79
2.17 Thermal overload protection (49) 79
2.17.1 Setting guidelines 80
2.18 Loss of life 83
2.18.1 Setting guidelines 83
2.19 Through Fault Monitoring 84
2.20 Current loop inputs and outputs 85
2.20.1 Current loop inputs 85
2.20.2 Setting guidelines for current loop inputs 85
2.20.3 Current loop outputs 86
2.20.4 Setting guidelines for current loop outputs 86
3. APPLICATION OF NON-PROTECTION FUNCTIONS 87
3.1 VT supervision 87
3.1.1 Loss of one or two phase voltages 87
3.1.2 Loss of all three phase voltages under load conditions 87
3.1.3 Absence of three phase voltages on line energization 88
3.1.4 Setting the VT supervision element 88
3.2 CT supervision 89
3.2.1 Setting the CT supervision element 89
3.3 Trip circuit supervision (TCS) 89
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-3

AP
3.3.1 TCS scheme 1 90
3.3.1.1 Scheme description 90
3.3.2 Scheme 1 PSL 91
3.3.3 TCS scheme 2 91
3.3.3.1 Scheme description 91
3.3.4 Scheme 2 PSL 92
3.3.5 TCS scheme 3 92
3.3.5.1 Scheme description 92
3.3.6 Scheme 3 PSL 93
3.4 VT connections 93
3.4.1 Open delta (vee connected) VT's 93
3.4.2 VT single point earthing 93
4. CURRENT TRANSFORMER REQUIREMENTS 94
4.1 Current transformer theory 94
4.1.1 CT errors 97
4.1.2 Current transformer ratings 98
4.2 Types of protection current transformers 99
4.3 Current transformers standards 99
4.3.1 IEC 60044-1 99
4.3.2 IEC 60044-6 100
4.3.3 IEEE C57.13-1978 101
4.4 Differential function 101
4.5 Low impedance REF 103
4.5.1 One breaker application 103
4.5.2 One and a half breaker application 104
4.6 Converting an IEC185 current transformer standard protection classification to a
knee-point voltage 104
4.7 Converting IEC185 current transformer standard protection classification to an
ANSI/IEEE standard voltage rating 105
5. AUXILIARY SUPPLY FUSE RATING 105


FIGURES
Figure 1 Transformer windings to be connected in Yd1 configuration 8
Figure 2 Phase-neutral voltage vectors 9
Figure 3 Draw the delta 9
Figure 4 Yd1 transformer configuration 10
Figure 5 Typical transformer protection package 10
Figure 6 Typical protection package for a generator transformer 11
Figure 7 P64x triple slope (flat, K1, K2) biased differential protection 17
P64x/EN AP/A42 Application Notes

(AP) 6-4

MiCOM P642, P643, P645

AP
Figure 8 Ratio correction or amplitude matching factor 20
Figure 9 Yd5 transformer example 21
Figure 10 Vector group selection 22
Figure 11 Zero sequence current filtering 23
Figure 12 Current distribution for AN external fault on the delta side of a Yd1 transformer 24
Figure 13 Steady state magnetizing inrush current 25
Figure 14 Magnetizing inrush current during energization 25
Figure 15 Variation of amplitude reduction factor 26
Figure 16 Tap changer and CT combined errors 28
Figure 17 P642 used to protect a two winding transformer 29
Figure 18 P642 SYSTEM CONFIG settings 29
Figure 19 P642 DIFF PROTECTION settings 30
Figure 20 P645 used to protect an autotransformer with load tap changer 31
Figure 21 Safety margin at the tow knee-points of the bias characteristic 35
Figure 22 P645 SYSTEM CONFIG (a) and DIFF PROTECTION settings (b) 36
Figure 23 Single bus differential protection zone 37
Figure 24 Busbar biased differential protection 38
Figure 25 AN fault in the HV side of an autotransformer 39
Figure 26 Relay disturbance record 40
Figure 27 Sequence networks 41
Figure 28 Simplified sequence networks 42
Figure 29 Sequence networks 43
Figure 30 Current distribution in the sequence networks 45
Figure 31 Current distribution within the P642 47
Figure 32 Differential characteristic 48
Figure 33 Current distribution 49
Figure 34 Star winding resistance earthed 50
Figure 35 Fault limitation on an impedance earthed system 52
Figure 36 Fault limitation on a solidly earthed system 52
Figure 37 P64x restricted earth fault biased characteristic 54
Figure 38 P64x connections for biased REF protection 55
Figure 39 P64x REF scaling factor 56
Figure 40 Fifth harmonic tripping 58
Figure 41 Variable time overfluxing protection characteristic 59
Figure 42 Multi-stage overfluxing characteristic 60
Figure 43 Scheme logic for multi-stage overfluxing characteristic 61
Figure 44 Typical overflux current waveform 62
Figure 45 Current distribution for - connected transformers 63
Figure 46 Current distribution for -Y connected transformers 64
Figure 47 Current distribution for Y--Y connected transformers 65
Figure 48 Typical distribution system using parallel transformers 68
Figure 49 Transformer losses 81
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-5

AP
Figure 50 TCS scheme 1 90
Figure 51 PSL for TCS schemes 1 and 3 91
Figure 52 TCS scheme 2 91
Figure 53 PSL for TCS scheme 2 92
Figure 54 TCS scheme 3 92
Figure 55 Exciting characteristic for a CROSS core CT 95
Figure 56 CT equivalent circuit 96
Figure 57 CT behavior during saturation 97
Figure 58 CT error 97

P64x/EN AP/A42 Application Notes

(AP) 6-6

MiCOM P642, P643, P645

AP

Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-7

AP
1. INTRODUCTION
1.1 Transformer protection
1.1.1 Introduction
The development of modern power systems has been reflected in the advances in
transformer design. This has resulted in a wide range of transformers with sizes from a few
kVA to several hundred MVA being available for use in a wide variety of applications.
The considerations for transformer protection vary with the application and importance of the
transformer. To reduce the effects of thermal stress and electrodynamic forces the overall
protection should minimize the time that a fault is present within a transformer.
On smaller distribution transformers, effective and economically justifiable protection can be
achieved by using either fuse protection or IDMT/instantaneous overcurrent relays. Due to
the requirements of co-ordination with the downstream power system protection, this results
in time-delayed fault clearance for some low-level faults. Time delayed clearance of major
faults is unacceptable on larger distribution, transmission and generator transformers, where
the effects on system operation and stability must be considered. High speed protection is
desirable for all faults.
Transformer faults are generally classified into four categories:
Winding and terminal faults
Core faults
Abnormal operating conditions such as overvoltage, overfluxing and overload
Sustained or uncleared external faults
All of the above conditions must be considered individually and the transformer protection
designed accordingly.
To provide effective protection for faults within a transformer and security for normal
operation and external faults, the design and application of transformer protection must
consider factors such as:
Magnetizing inrush current
Winding arrangements
Winding connections
Connection of protection secondary circuits
The way that the protection of larger transformers is typically achieved is best illustrated by
examining the protective devices associated with common applications.
P64x/EN AP/A42 Application Notes

(AP) 6-8

MiCOM P642, P643, P645

AP
1.1.2 Transformer connections
There are several possible transformer connections but the more common connections are
divided into four main groups:
Group Phase displacement Transformer connections
Group 1 0 Phase displacement
Yy0
Zd0
Dd0
Group 2 180 Phase displacement
Yd6
Dd6
Dz6
Group 3 30 lag Phase displacement
Dy1
Yz1
Yz1
Group 4 30 lead Phase displacement
Yd11
Dy11
Yz11

High voltage windings are indicated by capital letters and low voltage windings by lower case
letters (reference to high and low is relative). The numbers refer to positions on a clock face
and indicate the phase displacement of the low voltage phase to neutral vector with respect
to the high voltage phase to neutral vector. For example, Yd1 indicates that the low voltage
phase vectors lag the high voltage phase vectors by 30 (-30 phase shift).
Determining transformer connections is best shown with a particular example. The following
points should be noted:
The line connections are normally made to the end of the winding which carries the
subscript 2, such as: A2, B2, C2 and a2, b2, c2.
The line terminal designation (both letter and subscript) are the same as those of the phase
winding to which the line terminal is connected.
Consider the Yd1 connection. The transformer windings shown in Figure 1 should be
connected in Yd1 configuration.

Figure 1 Transformer windings to be connected in Yd1 configuration
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-9

AP
The following steps may be followed to connect the transformer windings:
1. Draw the primary and secondary phase to neutral vectors showing the required phase
displacement.
A
B C
a
b
c
30
P4289ENa

Figure 2 Phase-neutral voltage vectors
2. Complete the delta winding connection on the secondary side and indicate the respective
vector directions. Magnetically coupled windings are drawn in parallel, winding A in the
star side is parallel to winding a in the delta side. The same applies for the other two
phases.
A2
B2 C2
A1
B1
C1
a1
b1
c1
a2
b2
c2
P4290ENa

Figure 3 Draw the delta
3. It is now possible to indicate the winding subscript numbers, bearing in mind that if the
direction of induced voltage in the high voltage winding at a given instant is from A1 to A2
(or vice versa) then the direction of the induced voltage in the low voltage winding at the
same instant will also be from a1 to a2.
P64x/EN AP/A42 Application Notes

(AP) 6-10

MiCOM P642, P643, P645

AP
4. It can now be seen that the delta connection should be made by connecting a2 to c1, b2
to a1 and c2 to b1:
High
Voltage
Low
Voltage
A1 A2 a1
a2
B1 B2 b1 b2
C1 C2 c1 c2
A Phase
Windings
B Phase
Windings
C Phase
Windings
A
B
C
a
b
c
P4291ENa

Figure 4 Yd1 transformer configuration
1.1.3 Overview of existing practices
Figure 5 shows typical protection functions for a sub-transmission or large distribution
transformer.
WT = Winding temp'
B = Buchholz
OT = Oil temp'
64 = REF
87 = Biased diff'
51N = Standby E/F
50N = Inst' earth fault
51 = IDMT overcurrent
24 = Overfluxing relay
ICT
OT B WT
51
50N
87
64
51N
P1937ENa

Figure 5 Typical transformer protection package
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-11

AP
High speed protection is provided for faults on both the HV and LV windings by biased
differential protection (87). The relay operates on the basic differential principle that HV and
LV CT secondary currents entering and leaving the zone of protection can be balanced
under load and through fault conditions, whereas under internal fault conditions balance will
be lost and a differential current will cause the relay to trip. The zone of protection is clearly
defined by the CT locations and, as the protection is stable for through faults, it can be set to
operate without any intentional time delay.
Figure 6 shows the application of the P64x differential relay with software vector group and
amplitude matching. This provides phase and ratio correction of CT signals in addition to
filtering LV zero sequence current to prevent maloperation of the differential element for
external LV earth faults. Interposing CTs (ICTs) are no longer required.
More sensitive high speed earth fault protection for the LV winding is provided by restricted
earth fault protection (64). Due to the limitation of phase fault current on the HV side for LV
winding earth faults, and the fact that any unrestricted earth fault protection in the
transformer earth path requires a discriminative time delay, restricted earth fault protection is
widely applied.
Earth fault protection is provided on the HV winding by the inherently restricted earth fault
element associated with the HV overcurrent protection (50N). The delta winding of the
transformer draws no HV zero sequence current for LV earth faults and passes no zero
sequence current to upstream HV earth faults. Therefore there is no requirement to grade
this element with other earth fault protection and it can be set to operate without any
intentional time delay. For delta windings this is known as balanced earth fault protection.
Sustained external LV faults are cleared by the IDMT overcurrent protection on the HV
winding (51) or by the standby earth fault protection (51N) in the transformer earth
connection. The extent of backup protection used will vary according to the transformer
installation and application.
The protection scheme may be further enhanced by the use of other protective devices
associated with the transformer, such as the Buchholz, pressure relief and winding
temperature devices. These devices can act as another main protective system for large
transformers. They may also provide clearance for some faults which might be difficult to
detect by protection devices operating from line current transformers, for example, winding
inter turn faults or core lamination faults. These devices are connected to directly trip the
breaker in addition to operating auxiliary relays for indication purposes.
WT = Winding temp'
B = Buchholz
OT = Oil temp'
64 = REF
87 = Biased diff'
51N = Standby E/F
51 = IDMT overcurrent
24 = Overfluxing relay
51N
64
WT OT B
64
ICT
24
87
P1938ENa

Figure 6 Typical protection package for a generator transformer
P64x/EN AP/A42 Application Notes

(AP) 6-12

MiCOM P642, P643, P645

AP
The protection of a generator transformer is similar to that for any other large transformer.
High speed protection is provided for phase to phase faults by the provision of biased
differential protection. In addition, for large generators, the transformer is commonly
included within an overall second main differential arrangement, which incorporates the
generator and transformer within the overall zone of protection. Earth fault protection is
provided by a restricted earth fault element on the star winding.
Overfluxing protection is commonly applied to generator circuits to prevent generator or
transformer damage from prolonged overfluxing conditions.
Other protection devices will again complement the main relay protection.
Auto-transformers are commonly used to couple EHV and HV power networks if the ratio of
their voltages is moderate. The protection arrangements for an auto-transformer are similar
in most respects to the protection of a two-winding transformer. Protection of all windings
can be offered by a biased differential relay such as the P64x.
1.2 P64x protection relay
The P64x relay has been designed to bring the latest numerical technology to the protection
of power transformers. The increased functionality of numerical relays allows enhanced
protection functions to be offered for a wide variety of applications, which, when combined
with a host of non-protective features, can provide power system control and monitoring
requirements.
1.2.1 Protection functions
The main protection functions offered by the P64x are listed below:
Biased differential protection (87)
Restricted earth fault protection for individual transformer windings (64)
Directional/non-directional instantaneous/time delayed phase overcurrent protection
(50/51)
Derived/measured, directional/non-directional, instantaneous/time delayed earth fault
protection (50N/51N)
Directional/non-directional, instantaneous/time delayed negative sequence overcurrent
protection (46)
Thermal overload protection (49)
Under/over voltage and residual overvoltage protection (27/59/59N)
Under/over frequency protection (81)
Overfluxing protection (24)
Stub bus/Winding overcurrent. It is only available in P643/5.
Breaker failure
Opto-isolated inputs and programmable logic for alarm/trip indication of external devices
Note: Directional overcurrent elements, under/overvoltage and residual
overvoltage elements are available on request of the three-phase VT
input.
The biased differential element has a triple slope bias characteristic to ensure sensitivity,
with load current, to internal faults and stability under heavy through-fault conditions.
The differential element can be blocked for magnetizing inrush conditions, based on the ratio
of second harmonic to fundamental current. Also the differential element can be blocked
during transient overfluxing conditions, based on the ratio of fifth harmonic to fundamental
current. Fast operating times for heavy internal faults can be achieved using the
unrestrained instantaneous differential high set elements.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-13

AP
Restricted earth fault protection, based on the low impedance principle, is available for up to
three transformer windings to offer increased sensitivity to low-level winding earth faults.
Three four-stage overcurrent protection elements are provided for each transformer winding.
Three four-stage earth fault protection elements are provided based on the neutral current of
every winding. Therefore each winding has its dedicated earth fault protection elements.
The user can select between measured neutral current and derived neutral current. Three
four-stage negative phase sequence overcurrent protection elements are provided for each
transformer winding.
Thermal overload protection can be used to prevent equipment from operating at
temperatures in excess of the designed maximum withstand. Prolonged overloading causes
excessive heating, which may result in premature ageing of the insulation, or in extreme
cases, insulation failure. The thermal overload protection is based on IEEE Standard
C57.91-1995. The trip command is based on either the hot spot temperature or the top oil
temperature, each one with three time-delayed stages.
Transformer loads are becoming increasingly non-linear, causing increased current
harmonics. Since increased harmonics raise the winding temperature, the relay incorporates
a current based thermal replica, using rms load current to model heating and cooling of the
protected transformer. The element can be set with both alarm and trip stages.
The V/f overfluxing element provides protection against transformer damage which may
result from prolonged operation at increased voltages or decreased frequency, or both.
Independent alarm and trip characteristics are provided to enable corrective action to be
undertaken before tripping is initiated.
Stub bus protection is used in a one and a half breaker scheme. When the disconnector
associated to a winding is open, the differential, REF, breaker failure and differential CTS
elements related to the open winding are affected. The output of the stub bus detection logic
can be used to change the trip logic and to trigger an indication if necessary.
It is common practice to install circuit breaker failure protection to monitor that the circuit
breaker has opened within a reasonable time after the main protection has tripped. If the
fault current has not been interrupted following a set time delay from circuit breaker trip
initiation, breaker failure protection (CBF) will operate. CBF operation can be used to
backtrip upstream circuit breakers to ensure that the fault is isolated correctly. CBF operation
can also reset all start output contacts, ensuring that any blocks asserted on upstream
protection are removed.
Use of the opto-inputs as trip repeat and alarm paths for other transformer protection
devices, (Buchholz, Oil pressure, winding temperature) allows operation of these devices to
be event-logged. Interrogation of the relay fault, event and disturbance records offers an
overall picture of an event or fault, of the transformer protection performance and sequences
of operation.
All models of the P64x are three phase units with internal phase compensation, CT ratio
correction and zero sequence filtering, eliminating the need for external interposing
transformers. Up to five biased inputs can be provided to cater for power transformers with
more than two windings or more than one set of CTs associated with each winding, such as
in mesh or one-and-a-half circuit breaker substation arrangements.
The variety of protective functions offered by the P64x makes it ideal not only for the
protection of power transformers but also for a variety of applications where biased
differential is commonly applied, these include:
Overall generator/transformer protection
Generators
Reactors
Motors
P64x/EN AP/A42 Application Notes

(AP) 6-14

MiCOM P642, P643, P645

AP
1.2.2 Non protection features
In addition to providing all of the common relaying requirements for a transformer protection
package, the P64x relay shares many common features with the other relays in the MiCOM
range.
The P64x offers this variety of additional features due to its digital design and
standardization of hardware. These features are listed below:
Loss of life statistic
Through-fault monitoring
CT and VT supervision
Pole dead. It is only available in P643/5 on request of the 3 phase VT input
Fault records (summary of reasons for tripping)
Event records (summary of alarms and relay events)
Disturbance records (record of analogue wave forms and operation of opto-inputs and
output relays)
Date and time tagging of all records
Setting aids
Remote communications
High level of continuous self monitoring and diagnostic information
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-15

AP
2. APPLICATION OF INDIVIDUAL PROTECTION FUNCTIONS
The following sections detail the individual protection functions in addition to where and how
they may be applied. Each section also gives an extract from the respective menu columns
to demonstrate how the settings are actually applied to the relay.
2.1 Overall differential protection (87)
In applying the well established principles of differential protection to transformers, a variety
of considerations have to be taken into account. These include compensation for any phase
shift across the transformer, possible unbalance of signals from current transformers either
side of windings and the effects of the variety of earthing (grounding) and winding
arrangements. In addition to these factors, which can be compensated for by correct
application of the relay, the effects of normal system conditions on relay operation must also
be considered. The differential element must be blocked for system conditions which could
result in maloperation of the relay, such as high levels of magnetizing current during inrush
conditions or during transient overfluxing.
In traditional transformer differential schemes, the requirements for phase and ratio
correction were met by the application of external interposing current transformers, as a
secondary replica of the main transformer winding arrangements, or by a delta connection of
main CTs (phase correction only). The P64x has settings to allow flexible application of the
protection to a wide variety of transformer configurations, or to other devices where
differential protection is required, without the need for external interposing CTs or delta
connection of secondary circuits.
2.1.1 Biased elements
The P64x percentage bias calculation is performed 8 times per cycle. A triple slope
percentage bias characteristic is implemented. Both the flat and the lower slope provide
sensitivity for internal faults. Under normal operation steady state magnetizing current and
the use of tap changers result in unbalanced conditions and hence differential current. To
accommodate these conditions the initial slope, K1, may be set to 30%. This ensures
sensitivity to faults while allowing for mismatch when the power transformer is at the limit of
its tap range and CT ratio errors. At currents above rated, extra errors may be gradually
introduced as a result of CT saturation, Hence, the higher slope may be set to 80% to
provide stability under through fault conditions, during which there may be transient
differential currents due to saturation effect of the CTs. The through fault current, in all but
ring bus or mesh fed transformers, is given by the inverse of the per unit reactance of the
transformer. For most transformers, the reactance varies between 0.05 to 0.2 pu, therefore
typical through fault current is given by 5 to 20 I
n
.
The number of biased differential inputs required for an application depends on the
transformer and its primary connections. It is recommended that, where possible, a set of
biased CT inputs is used for each set of current transformers. According to IEEE Std.
C37.110-2007 separate current inputs should be used for each power source to the
transformer. If the secondary windings of the current transformers from two or more supply
breakers are connected in parallel, under heavy through fault conditions, differential current
resulting from the different magnetizing characteristics of the current transformers flows in
the relay. This current only flows through one current input in the relay and can cause
misoperation. If each CT is connected to a separate current input, the total fault current in
each breaker provides restraint. It is only advisable to connect CT secondary windings in
parallel when both circuits are outgoing loads. In this condition, the maximum through fault
level is restricted solely by the power transformer impedance.
There are three basic models of the P64x relay:
P642 Two biased differential inputs
P643 Three biased differential inputs
P645 Five biased differential inputs
Where a P643 or P645 is chosen, it can be programmed to provide 2 or 3 biased inputs.
P64x/EN AP/A42 Application Notes

(AP) 6-16

MiCOM P642, P643, P645

AP
Table 1 shows the variety of connections which can be catered for by the range of P64x
relays.
Configuration No. of CT sets Recommended relay
HV
LV

2 P642
HV
LV1 LV2

3 P643
HV
LV

3 P643
HV
LV1 LV2

3 P643
HV
LV1 LV2

4 or 5 P645
HV
LV1 LV2

4 or 5 P645
LV
HV

4 or 5 P645
Table 1: Applications of the P64x transformer differential protection relay
The P64x relay achieves stability for through faults in two ways, both of which are essential
for correct relay operation. The first consideration is the correct sizing of the current
transformers; the second is by providing a relay bias characteristic as shown below:
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-17

AP

Figure 7 P64x triple slope (flat, K1, K2) biased differential protection
The flat and lower slope, K1, provides sensitivity for internal faults. The higher slope, K2,
provides stability under through fault conditions, during which there may be transient
differential currents due to asymmetric CT saturation.
The differential and biased current calculations are done on a per phase basis after
amplitude, vector group matching and zero sequence filtering are performed. The following
equations are valid for uniformly defined current arrows relative to the protected equipment,
so the current arrows of all windings point either towards the protected object or away from
it.
The differential current, I
diff
, and the bias current I
bias
are defined by the following
expressions:
5 4 3 2 1
I I I I I I
diff
r r r r r
+ + + + =
2
5 4 3 2 1
I I I I I
I
bias
r r r r r
+ + + +
=
The differential current, I
diff
, is the vector sum of the phase currents measured at all ends of
the transformer. The mean bias current, I
bias
is the scalar mean of the magnitude of the
currents at all ends of the transformer.
To provide stability for external faults the following measures are taken on the bias
calculations:
Delayed bias: the bias quantity is the maximum of the bias quantities calculated within
the last cycle. This is to maintain the bias level, providing stability during the time when
an external fault is cleared. This feature is implemented on a per phase basis
P64x/EN AP/A42 Application Notes

(AP) 6-18

MiCOM P642, P643, P645

AP
Transient bias: an additional bias quantity is introduced into the bias calculation, on a
per phase basis, if there is a sudden increase in the mean-bias measurement. This
quantity will decay exponentially afterwards. The transient bias is reset to zero once the
relay has tripped or if the mean-bias quantity is below the Is1 setting. The transient bias
algorithm is executed 8 times per cycle.
Maximum bias: the bias quantity used per phase for the percentage bias characteristic
is the maximum delayed bias current calculated from all three phases.
] , , [
(max) bias bias bias
Ic Ib Ia Maximum Ibias =
For the P64x relays the restraining effect (bias current) never disappears when there is an
internal fault; the restraining effect is even reinforced. However, the restraining current factor
means that the differential current I
d
has twice the value of the restraining current I
bias
, so
that safe and reliable tripping is also guaranteed in the case of multi-end infeed for internal
faults.
As shown in Figure 7, the tripping characteristic of the differential protection has two knees.
The first knee is dependent on the setting of the basic threshold value Is1. The second knee
of the tripping characteristic is defined by the setting Is2.
The basic pick up level of the low set differential element, Is1, is dependant on the item of
plant being protected and by the amount of differential current that might be seen during
normal operating conditions. A setting of 0.2 pu is generally recommended when the P64x is
used to protect a transformer. When protecting generators and other items of plant, where
shunt magnetizing current is not present, a lower differential setting can be used and 0.1 pu
is more typical.
The flat section of the tripping curve represents the most sensitive region of the tripping
characteristic in the form of the settable basic threshold value Is1. The default setting of
0.2 pu takes into account the steady state magnetizing current of the transformer, which
flows even in a no-load condition and is generally less than 5% of the nominal transformer
current.
Characteristic equation:
For
1
1
K
Is
Ibias <
1 Is Idiff
The flat and K1 slopes of the tripping curve cover the load current range, so that in these
sections we must account for not only the transformer steady state magnetizing current,
which appears as differential current, but also with differential currents that can be attributed
to the transformation errors of the current transformer sets and on load tap changers.
If we calculate the worst case with IEC class 10P current transformers, the maximum
allowable amplitude error according to IEC 60044-1 is 3 % for nominal current. The
phase-angle error can be assumed to be 2 for nominal current. The maximum allowable
total error for nominal current is then obtained, in approximation, as (0.03 + sin 2) 6.5 %.
If the current is increased to the nominal accuracy limit current, the total error for Class 10P
current transformers can be 10 % maximum, as may be the case under heavy fault
conditions. Beyond the nominal accuracy limit current, the transformation error can be of
any magnitude.
The dependence of the total error of a current transformer on current is therefore non-linear.
In the operating current range (the current range below the nominal accuracy limit current)
we can expect a worst case total error of approximately 10 % per current transformer set.
The first slope section of the tripping characteristic forms a straight line, the slope of which
should correspond to the cumulative total error of the participating current transformer sets
and on load tap changer. The curve slope, K1, can be set. The default setting for K1 is
30%.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-19

AP
Characteristic equation:
For 1 Is Idiff > AND 2 Is Ibias <
Ibias K Idiff 1
The second knee point, Is2, is settable. It has a default setting of 1 pu and must be set in
accordance with the maximum possible operating current.
Restraining currents that go beyond the set knee point (Is2) are typically considered as
through fault currents. For through fault currents, the third section of the tripping
characteristic could therefore be given an infinitely large slope. However, a fault can occur in
the transformer differential protected zone, therefore a finite slope K2 is provided for the third
section of the tripping curve. The default setting for K2 is 80%.
Characteristic equation:
For 2 Is Idiff
( ) 2 2 2 1 Is Ibias K Is K Idiff +
2.1.2 Ratio correction
To ensure correct operation of the differential element, it is important that under load and
through fault conditions the currents into the differential element of the relay balance. In
many cases, the HV and LV current transformer primary ratings will not exactly match the
transformer winding rated currents. Ratio correction factors are therefore provided. The CT
ratio correction factors are applied to ensure that the signals to the differential algorithm are
correct.
A reference power, identical for all windings, is defined in the S
ref
setting cell under the
SYSTEM CONFIG menu heading. For two-winding arrangements, the nominal power is
usually the reference power. For three-winding transformers, the nominal power of the
highest-power winding should be set as the reference power. The ratio correction factor for
each winding of the transformer is calculated by the P64x on the basis of the set reference
power, the set primary nominal voltages of the transformer and the set primary nominal
currents of the current transformers.
n nom primCT
ref prim
n nom primCT
n amp
V
S
I
K
, ,
,
, ,
,
3
=
Where:
K
amp,n
= amplitude matching factor for the respective CT input
I
primCT,nom,n
: primary nominal current for the respective CT input
V
primCT,nom,n
: nominal voltage for the respective CT input. Where on-load tap changing is
used, the nominal voltage chosen should be that for the mid tap position.
S
prim,ref
: common primary reference value of S for all windings
Therefore, the only data needed for ratio correction or amplitude matching calculations done
by the relay are the nominal values read from the transformer nameplate.
For the two winding transformer shown in Figure 8, the phase C amplitude matched currents
of the HV and LV windings are the same.
C LV LV amp C LV amp
C HV HV amp C HV amp
I K I
I K I
, , , ,
, , , ,
=
=

P64x/EN AP/A42 Application Notes

(AP) 6-20

MiCOM P642, P643, P645

AP
Where:
I
amp, HV,C
; HV side phase C amplitude matched current
K
amp,HV
: HV side calculated ratio correction factor
I
HV,C
: HV side phase C current magnitude
I
amp, LV,C
; LV side phase C amplitude matched current
K
amp,LV
: LV side calculated ratio correction factor
I
LV,C
: LV side phase C current magnitude
k
amp,HV
k
amp,LV
A
B
C
A
B
C
HV Winding LV Winding
P4292ENa

Figure 8 Ratio correction or amplitude matching factor
Matching factors are displayed by the P64x in the Match Factor HV, Match Factor LV and
Match Factor TV data cells under the SYSTEM CONFIG menu heading. The P64x derives
amplitude matching factors automatically so that all biased currents are compared on a like
for like basis. The range of the calculated matching factors is from 0.05 to 20. In three
winding applications, the amplitude matching factor related to the CT with lowest primary
nominal current has no restriction. Amplitude matching factors above 20 are not
recommended since the probability of tripping due to electrical noise is very high.
2.1.3 Vector group correction
To compensate for any phase shift between two windings of a transformer it is necessary to
provide vector group correction. This was traditionally provided by the appropriate
connection of physical interposing current transformers, as a replica of the main transformer
winding arrangements, or by a delta connection of main CTs.
This matching operation can be carried out regardless of the phase winding connections,
since the phase relationship is described unambiguously by the characteristic vector group
number.
Vector group matching is therefore performed by mathematical phasor operations on the
amplitude-matched phase currents of the low-voltage side in accordance with the
characteristic vector group number. The vector group is the clock-face hour position of the
LV A-phase voltage, with respect to the A-phase HV voltage at 12-oclock (zero) reference.
Phase correction is provided in the P64x using SYSTEM CONFIG then LV Vector Group for
phase shift between HV and LV windings and SYSTEM CONFIG then TV Vector Group for
phase shift between HV and TV windings.
This is shown in the following figure for vector group characteristic number 5, where vector
group Yd5 is used as the example:
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-21

AP
I
amp,A,HV
I
amp,B,HV
I
amp,C,HV
I
amp,A, LV
I
amp,B, LV
I
amp,C,LV
- I
amp,A, LV
I
amp,C, LV
- I
amp,A,LV
1/ 3(I
amp,C, LV
- I
amp,A,LV
)
5 30
A
B
C
a
b
c
HV Winding LV Winding
1:
Yd5
P4293ENa

Figure 9 Yd5 transformer example
The angle of positive sequence primary current is used as a default; therefore no vector
correction is applied to the high voltage side.
As shown in Figure 9, the positive sequence current at the low voltage end is shifted by 150
clockwise for ABC (anti-clockwise) rotation. Therefore, the relay setting, LV Vector Group,
equal to 5 rotates back the current at the low side for 150 in an anti-clockwise direction.
This assures that the primary and secondary currents are in phase for load and external fault
conditions. The vector correction also considers amplitude matching. If the vector group is
any odd number, the calculated current will be greater by 3 ; therefore this current will be
automatically divided by 3 . Hence, this effect does not need to be taken into account
when CT correction compensation is automatically calculated or set.
Setting the vector group matching function is very simple and does not require any
calculations. Only the characteristic vector group number needs to be set in LV Vector
Group and TV Vector Group.
P64x/EN AP/A42 Application Notes

(AP) 6-22

MiCOM P642, P643, P645

AP
A
B
C
A
B
C
HV Winding LV Winding
0, 1, 2 , 3, 4, 5 , 6, 7, 8, 9 , 10 or 11
P4294ENa

Figure 10 Vector group selection
Other nameplate designations may be used instead of the clock notation. Common
examples are:
Alternatives Equivalent standard LV group setting
D
AB
/Y D
AB
Y Dy1 1
D
AC
/Y D
AC
Y Dy11 11
Y/Y Y
0
- Y
0
Yy0 0
Y/Y Y
0
- Y
6
Yy6 6
2.1.4 Zero sequence filter
In addition to mimicking the phase shift of the protected transformer, it is also necessary to
mimic the distribution of primary zero sequence current in the protection scheme. The
necessary filtering of zero sequence current has also been traditionally provided by
appropriate connection of interposing CTs or by delta connection of main CT secondary
windings. In the P64x, the user does not need to decide which windings need zero
sequence filtering. The user just needs to set which windings are grounded using a Yn, Zn
or in zone-earthing transformer. The relay will adjust itself accordingly. In the advanced
setting mode, it is possible to override the self adaptive setting with the zero sequence
filtering enabled/disabled setting.
Where a transformer winding can pass zero sequence current to an external earth fault, it is
essential that some form of zero sequence current filtering is used. This ensures that out of
zone earth faults will not cause the relay to maloperate.
An external earth fault on the star side of a Dyn11 transformer will result in zero sequence
current flowing in the current transformers associated with the star winding. However, due to
the effect of the delta winding, there will be no corresponding zero sequence current in the
current transformers associated with the delta winding.
To ensure stability of the protection, the LV zero sequence current must be eliminated from
the differential current. Traditionally this has been achieved by either delta connected line
CTs or by the inclusion of a delta winding in the connection of an interposing current
transformer.
In accordance with its definition, the zero-sequence current is determined as follows from
vector and amplitude matched phase currents:
( )
comp vector C comp vector B comp vector A
I I I I
_ , _ , _ , 0
3
1
r r r r
+ + =
The current that is used in the differential equation is the filtered current per phase:
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-23

AP
0 _ , ,
0 _ , ,
0 _ , ,
I I I
I I I
I I I
comp vector C filtered C
comp vector B filtered B
comp vector A filtered A
r r r
r r r
r r r
=
=
=

Setting the zero-sequence current filtering function is very simple and does not require any
calculations. Zero-sequence current filtering should only be activated for those ends where
there is operational earthing (grounding) of a neutral point:

Figure 11 Zero sequence current filtering
Figure 12 shows the current distribution for an AN fault on the delta side of a Yd1
transformer with a grounding transformer inside the protected zone.
P64x/EN AP/A42 Application Notes

(AP) 6-24

MiCOM P642, P643, P645

AP

Figure 12 Current distribution for AN external fault on the delta side of a Yd1
transformer
2.1.5 Magnetizing inrush stabilization
When a transformer is first energized, a transient magnetizing current flows, which may
reach instantaneous peaks of 8 to 30 times the full load current. The factors controlling the
duration and magnitude of the magnetizing inrush are:
Size of the transformer bank
Size of the power system
Resistance in the power system from the source to the transformer bank
Residual flux level
Type of iron used for the core and its saturation level.
There are three conditions which can produce a magnetizing inrush effect:
First energization
Voltage recovery following external fault clearance
Sympathetic inrush due to a parallel transformer being energized.
As shown in Figure 12, under normal steady state conditions the flux in the core changes
from maximum negative value to maximum positive value during one half of the voltage
cycle, which is a change of 2.0 maximum.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-25

AP

Figure 13 Steady state magnetizing inrush current
If the transformer is energized at a voltage zero when the flux would normally be at its
maximum negative value, the flux would rise to twice its normal value over the first half cycle
of voltage. To establish this flux, a high magnetizing inrush current is required. The first
peak of this current can be as high as 30 times the transformer rated current. This initial rise
could be further increased if there was any residual flux in the core at the moment the
transformer was energized.

Figure 14 Magnetizing inrush current during energization
As the flux enters the highly saturated portion of the magnetizing characteristic, the
inductance falls and the current rises rapidly. Magnetizing impedance is of the order of
2000% but under heavily saturated conditions this can reduce to around 40%, which is an
increase in magnetizing current of 50 times normal. This figure can represent 5 or 6 times
normal full load current.
Analysis of a typical magnitude inrush current wave shows (fundamental = 100%):
Component -DC 2nd H 3rd H 4th H 5th H 6th H 7th H
55% 63% 26.8% 5.1% 4.1% 3.7% 2.4%
P64x/EN AP/A42 Application Notes

(AP) 6-26

MiCOM P642, P643, P645

AP
The offset in the wave is only restored to normal by the circuit losses. The time constant of
the transient can be quite long, typically 0.1 second for a 100 KVA transformer and up to
1 second for larger units. The initial rate of decay is high due to the low value of air core
reactance. When below saturation level, the rate of decay is much slower. The following
graph shows the rate of decay of the DC offset in a 50 Hz or 60 Hz system in terms of
amplitude reduction factor between successive peaks.
Variation of amplitude reduction factor between successive mMagnetising
inrush peaks with X/R ratio
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
0 10 20 30 40 50 60 70 80 90 100
X/R ratio
P4299ENa

Figure 15 Variation of amplitude reduction factor
The magnitude of the inrush current is limited by the air core inductance of the windings
under extreme saturation conditions. A transformer with concentric windings will draw a
higher magnetizing current when energized from the LV side, since this winding is usually on
the inside and has a lower air core inductance. Sandwich windings have approximately
equal magnitude currents for both LV and HV. Resistance in the source will reduce the
magnitude current and increase the rate of decay.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-27

AP
The magnetizing inrush phenomenon is associated with a transformer winding which is being
energized where no balancing current is present in the other winding(s). This current
appears as a large operating signal for the differential protection. Therefore, special
measures are taken with the relay design to ensure that no maloperation occurs during
inrush. The fact that the inrush current has a high proportion of harmonics having twice the
system frequency offers a possibility of stabilization against tripping by the inrush current.
The second harmonic blocking may not be effective in all applications with all types of
transformers. The P64x filters the differential current. The fundamental I
diff
(f
0
) and second
harmonic components I
diff
(2*f
0
) of the differential current are determined. If the ratio
I
diff
(2*f
0
)/I
diff
(f
0
) exceeds a specific adjustable value (typical setting 20%) in at least one
phase, the low-set differential element is blocked optionally in one of the following modes:
Across all three phases if cross blocking is selected
Selectively for one phase because the harmonic blocking is phase segregated
There is no blocking if the differential current exceeds the high set thresholds Is-HS1 or
Is-HS2.
2.1.6 High set operation
The P64x relay incorporates independent differential high set elements, Is-HS1 and Is-HS2
to complement the protection provided by the biased differential low set element. The
instantaneous high set offers faster clearance for heavy internal faults and it is not blocked
for magnetizing inrush or transient overfluxing conditions.
Stability is provided for heavy external faults, but the operating threshold of the high set
differential element must be set to avoid operation with inrush current.
When a transformer is energized, a high magnetizing inrush current is drawn. The
magnitude and duration of this inrush current is dependant on several factors which include:
Size and impedance of the transformer
Point on wave of switching
Remnant flux in the transformer
Number of transformers connected in parallel
It is difficult to accurately predict the maximum anticipated level of inrush current. Typical
waveform peak values are of the order of 8 to 30x rated current. A worst-case estimation of
inrush could be made by dividing the transformer full load current by the per-unit leakage
reactance quoted by the transformer manufacturer. In the simple mode, the relay calculates
the setting for Is-HS1 as the reciprocal of the transformer reactance.
A setting range of 2.5 to 32 pu is provided on the P64x relay for Is-HS1 and Is-HS2. Both
elements should be set in excess of the anticipated or estimated peak value of inrush current
after ratio correction.
The Is-HS2 element uses the fundamental component of the differential current. This
element is not restrained by the bias characteristic, so the P64x will trip regardless of the
restraining current. Is-HS2 should be set so that the relay will not maloperate during external
faults. When through fault current is limited by the transformer impedance, Is-HS2 can be
set as 1.3 (1/X
t
). In breaker and a half, ring bus or mesh applications, the through fault
current is not limited by the transformer impedance but by the system source impedance.
This current can be higher than 1.3 (1/X
t
), therefore the user should consider the actual
through fault current when setting Is-HS2. To avoid high values of spurious differential
current due to CT saturation during through fault conditions, it is important to equalize the
burden on the CT secondary circuits.
P64x/EN AP/A42 Application Notes

(AP) 6-28

MiCOM P642, P643, P645

AP
2.1.7 Setting guidelines for transformer biased differential protection
The differential setting, Configuration/Diff Protection, should be set to Enable.
The basic pick up level of the low set differential element, Is1, is variable between 0.1 pu and
2.5 pu in 0.01 pu steps. The setting chosen is dependant on the item of plant being protected
and by the amount of differential current that might be seen during normal operating
conditions. When the P64x is used to protect a transformer, a setting of 0.2 In is generally
recommended.
When protecting generators and other items of plant, where shunt magnetizing current is not
present, a lower differential setting can be used and 0.1 pu would be more typical.
The biased low-set differential protection is blocked under magnetizing inrush conditions and
during transient over fluxing conditions if the appropriate settings are enabled. The second
harmonic measurement and blocking are phase segregated. If cross blocking is set to
enabled, phases A, B and C of the low set differential element are blocked when an inrush
condition is detected. The fifth harmonic measurement and blocking are also phase
segregated, but no cross blocking is available.
As shown in Figure 16, the first slope is flat and depends on the Is1 setting. It ensures
sensitivity to internal faults. The second slope, K1, is user settable. K1 ensures sensitivity to
internal faults up to full load current. It allows for the 15% mismatch which can occur at the
limit of the transformers tap-changer range and an additional 5% for any CT ratio errors.
The K1 slope should be set above the errors due to CT mismatch, load tap changers and
steady state magnetizing current. The errors slope, which is the combined tap changer (T/C)
and current transformer (CT) error, should always be below the K1 slope to avoid mal
operations. It is recommended to set K1 to 30%, as long as the errors slope is below the K1
slope by a suitable margin. The second slope, K2, is also user settable, and it is used for
bias currents above the rated current. To ensure stability under heavy through fault
conditions, which could lead to increased differential current due to asymmetric saturation of
CTs, K2 is set to 80%.

Figure 16 Tap changer and CT combined errors
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-29

AP
Example 1: Two winding transformer (P642) - no tap changer
Figure 17 shows the application of P642 to protect a two winding transformer. The power
transformer data has been given: 90 MVA Transformer, Ynd9, 132/33 kV. The current
transformer ratios are as follows: HV CT ratio - 400/1, LV CT ratio - 2000/1.

Figure 17 P642 used to protect a two winding transformer
The relay always calculates and sets the amplitude matching factors. As explained
previously no vector correction is applied to the high voltage side. Vector correction is done
by setting SYSTEM CONFIG then LV Vector Group to 9. The zero sequence filtering is
done by setting SYSTEM CONFIG then HV Grounding to Grounded and SYSTEM
CONFIG then LV Grounding to Grounded. The following screenshot shows the SYSTEM
CONFIG settings for the P642.

Figure 18 P642 SYSTEM CONFIG settings
P64x/EN AP/A42 Application Notes

(AP) 6-30

MiCOM P642, P643, P645

AP
The ratio correction factors are calculated by the relay as follows:
016 . 1
10 132 3
10 90
400
3
3
6
,
,
,
=


= =
HV nom
ref
HV nom
HV amp
V
S
I
K
270 . 1
10 33 3
10 90
2000
3
3
6
,
,
,
=


= =
LV nom
ref
LV nom
LV amp
V
S
I
K
Where:
S
ref
: common reference power for all ends
K
am, HV, LV
: ratio correction factor of HV or LV windings
I
nom, HV, LV
: primary nominal currents of the main current transformers
V
nom, HV,LV
: primary nominal voltage of HV or LV windings

The recommended settings for the differential function (Is1, Is2, K1, K2, second and fifth
harmonic blocking) were discussed in previous sections. See Figure 19.

Figure 19 P642 DIFF PROTECTION settings
Example 2: Autotransformer (P645) load tap changer
Figure 20 shows the application of a P645 to protect an autotransformer. The power
transformer data has been given: 175/175/30 MVA Autotransformer, YNyn0d1,
230/115/13.8 kV. The current transformer ratios are as follows: HV CT ratio - 800/5, LV CT
ratio - 1200/5 and TV CT ratio 2000/5.
Since the transformer has an on load tap changer on the HV side, the nominal voltage of the
HV winding must be set to the mid tap voltage level. According to the nameplate data, the
mid tap voltage is 218.5kV. The mid tap voltage can also be calculated as follows:

5 . 218 230
100
2
) 15 5 (
100
position tap Mid kV =

+
=


Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-31

AP

Figure 20 P645 used to protect an autotransformer with load tap changer
Ratio correction:
The relay calculates the ratio correction factors as follows:
730 . 1
10 5 . 218 3
10 175
800
3
3
6
,
,
,
=


= =
HV nom
ref
HV nom
HV amp
V
S
I
K

366 . 1
10 115 3
10 175
1200
3
3
6
,
,
,
=


= =
LV nom
ref
LV nom
LV amp
V
S
I
K
273 . 0
10 8 . 13 3
10 175
2000
3
3
6
,
,
,
=


= =
LV nom
ref
LV nom
LV amp
V
S
I
K
To check that the differential protection does not misoperate due to errors introduced by the
on load tap changer, the user may perform the following calculations.
P64x/EN AP/A42 Application Notes

(AP) 6-32

MiCOM P642, P643, P645

AP
Transformer nominal rating
Calculate HV full load current at both tap extremities and LV and TV full load current.
primary 37 . 418
241500 3
10 175
(5%) 1 on tap current load full HV
6
A =


=

secondary 615 . 2
160
37 . 418
(5%) 1 on tap current load full HV A = =

secondary 524 . 4 615 . 2 730 . 1 1 on tap current corrected HV A = =

primary 810 . 516
510 . 195 3
10 175
(-15%) 19 tap on current load full HV
3
6
A =


=

secondary 230 . 3
160
810 . 516
(-15%) 19 tap on current load full HV A = =

secondary 588 . 5 230 . 3 730 . 1 19 tap on current corrected HV A = =

primary 963 . 727
10 115 3
10 145
current load full LV
3
6
A =


=


secondary 033 . 3
240
963 . 727
current load full LV A = =

primary 109 . 1255
10 8 . 13 3
10 30
current load full TV
3
6
A =


=

secondary 138 . 3
400
109 . 1255
current load full TV A = =

Determine Idiff at both tap extremities (with mid tap correction).
143 . 4 033 . 3 366 . 1 current corrected LV = =

857 . 0 138 . 3 273 . 0 current corrected TV = =

pu A 095 . 0
5
476 . 0
476 . 0 857 . 0 143 . 4 524 . 4 1 tap at Idiff = = = =

pu A 118 . 0
5
588 . 0
588 . 0 857 . 0 143 . 4 588 . 5 19 tap at Idiff = = = =

Determine Ibias at both tap extremities (with mid tap correction). The currents used in the
Ibias calculation are the currents after ratio and vector correction.
pu A 9524 . 0
5
762 . 4
762 . 4
2
857 . 0 143 . 4 524 . 4
1 tap at Ibias = = =
+ +
=
pu A 059 . 1
5
294 . 5
294 . 5
2
857 . 0 143 . 4 588 . 5
19 tap at Ibias = = =
+ +
=

Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-33

AP
Determine relay differential current.
Iop = Is1, (Is1/K1 Ibias)
Iop = K1 Ibias, (Is1/K1 Ibias Is2)
Iop = K1 Is2 + K2 (Ibias - Is2), (Ibias Is2)
Ibias at tap 1 is less than 5 A (1 pu) and greater than 3.33 A (0.667 pu); since Is
2
is set to the
rated current (5 A), Iop is calculated as follows:
Iop = 0.3 4.762 = 1.429 A

Ibias at tap 19 is greater than 5 A; since Is
2
is set to the rated current (5 A), Iop is calculated
as follows:
Is2 = 1 pu = 1 5 = 5 A
Iop = 0.3 5 + 0.8 (5.294 - 5) = 1.735 A

Check Idiff < Iop by a 10% margin for each tap extremity and adjust Is1 and/or K1 as
necessary.
Tap 1: Since Idiff = 0.476A and 0.9Iop at tap 1 = 0.9 x 1.429 = 1.286 A
Therefore there is sufficient safety margin with K1 = 30% and Is1 = 0.2 pu.
Tap 19: Since Idiff = 0.588A and 0.9Iop at tap 19 = 0.9 x 1.735 = 1.562 A
Therefore there is sufficient safety margin with K1 = 30% and Is1 = 0.2 pu.
66.7% of transformer nominal rating
Calculate HV, LV and TV load current at 66.7% of the nominal MVA rating. The 66.7% is
the interception between Is1 and K1. It is determined as Is1/K1 100% = (0.2/0.3) 100
= 66.7%.
primary 05 . 279
241500 3
10 175
667 . 0 (5%) 1 tap on current load full HV
6
A =


=

secondary 744 . 1
160
05 . 279
(5%) 1 tap on current load full HV A = =

ondary A sec 017 . 3 744 . 1 730 . 1 1 on tap current corrected HV = =

primary 71 . 344
510 . 195 3
10 175
667 . 0 (-15%) 19 tap on current load full HV
3
6
A =


=

secondary 154 . 2
160
71 . 344
(-15%) 19 tap on current load full HV A = =


ondary A sec 727 . 3 154 . 2 730 . 1 19 tap on current corrected HV = =

primary 551 . 485
10 115 3
10 145
667 . 0 current load full LV
3
6
A =


=

secondary 023 . 2
240
551 . 485
current load full LV A = =
P64x/EN AP/A42 Application Notes

(AP) 6-34

MiCOM P642, P643, P645

AP
primary 158 . 837
10 8 . 13 3
10 30
667 . 0 current load full TV
3
6
A =


=

secondary 093 . 2
400
158 . 837
current load full TV A = =
Determine Idiff at both tap extremities (with mid tap correction).
A 763 . 2 023 . 2 366 . 1 current corrected LV = =

A 571 . 0 093 . 2 273 . 0 current corrected TV = =

pu A 063 . 0
5
317 . 0
317 . 0 571 . 0 763 . 2 017 . 3 1 tap at Idiff = = = =

pu A 0786 . 0
5
393 . 0
393 . 0 571 . 0 763 . 2 727 . 3 19 tap at Idiff = = = =

Determine Ibias at both tap extremities (with mid tap correction). The currents used in
Ibias calculation are the currents after ratio and vector correction.
pu A 635 . 0
5
176 . 3
176 . 3
2
571 . 0 763 . 2 017 . 3
1 tap at Ibias = = =
+ +
=

pu A 706 . 0
5
531 . 3
531 . 3
2
571 . 0 763 . 2 727 . 3
19 tap at Ibias = = =
+ +
=

Determine relay differential current.
Iop = Is1, (Is1/K1 Ibias)
Iop = K1 Ibias, (Is1/K1 Ibias Is2)
Iop = K1 Is2 + K2 (Ibias - Is2), (Ibias Is2)
Ibias at tap 1 is less than 3.33 A (0.667 pu); then Iop = 0.2 pu = 1 A
Ibias at tap 1 is less than 5 A (1 pu) and greater than 3.33 A (0.667 pu); since Is
2
is set to the
rated current (5 A), Iop is calculated as follows:
Iop = 0.3 3.531 = 1.059 A

Check Idiff < Iop by a 10% margin for each tap extremity and adjust Is1 and/or K1 as
necessary:
Tap 1: Since Idiff = 0.317 A and 0.9Iop at tap 1 = 0.9 x 1 = 0.9 A
Therefore there is sufficient safety margin with K1 = 30% and Is1 = 0.2 pu.
Tap 19: Since Idiff = 0.393 A and 0.9Iop at tap 19 = 0.9 x 1.059 = 0.953 A
Therefore there is sufficient safety margin with K1 = 30% Is1 = 0.2 pu.
Figure 21 shows the bias characteristic, the CT and tap changer errors (assumed as 20%),
and the bias, differential coordinates corresponding to full load current and 66.7% of full load
current. It can also be seen that it is necessary to check the safety margin at the two
knee-points of the bias characteristic.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-35

AP

Figure 21 Safety margin at the tow knee-points of the bias characteristic
Vector correction and zero sequence filtering
Vector correction is done by setting SYSTEM CONFIG then LV Vector Group to 0 and
SYSTEM CONFIG then TV Vector Group to 1. The zero sequence filtering is done by
setting SYSTEM CONFIG then HV Grounding, LV Grounding and TV Grounding to
Grounded. The TV winding is grounded using a grounding transformer inside the protected
zone.
The system configuration and differential protection settings are as follows:
P64x/EN AP/A42 Application Notes

(AP) 6-36

MiCOM P642, P643, P645

AP
(a) System configuration system
(b) Differential protection system
P4306ENa

Figure 22 P645 SYSTEM CONFIG (a) and DIFF PROTECTION settings (b)
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-37

AP
2.1.8 Setting guidelines for short-interconnector biased differential protection
The P645 can be used to protect short interconnectors. Consider the five feeders - single
bus scheme and its differential protection zone shown in Figure 23.
BK5 BK4 BK3 BK2 BK1
MiCOM P645
CT1 CT2 CT3 CT4 CT5
Fdr1 Fdr2 Fdr3 Fdr4 Fdr5
P4432ENa
115 kV
Differential protection zone

Figure 23 Single bus differential protection zone
Five biased current inputs are required. Consider that feeder 1 CT is connected to biased
current input 1 (T1 CT), feeder 2 CT is connected to biased current input 2 (T2 CT), feeder
3 CT is connected to biased current input 3 (T3 CT), feeder 4 CT is connected to biased
current input 4 (T4 CT), feeder 5 CT is connected to biased current input 5 (T5 CT). Even
though only three ratio correction factors are displayed: Match Factor HV,
Match Factor LV and Match Factor TV, each biased current input has its own factor. As
a result, the P645 can handle up to 5 different CT ratios.
Set the Reference power Ref Power S equal to the maximum load (including overloads)
in MVA that would be handled by the busbar.
Set HV Connection, LV Connection and TV Connection as Y-Wye.
Set HV Grounding, LV Grounding and TV Grounding as Ungrounded, so that the zero
sequence filters are disabled.
Set HV Nominal, LV Nominal and TV Nominal to the system voltage.
Set HV Rating, LV Rating and TV Rating equal to the Reference power Ref Power S.
This setting has no impact on the differential protection; it is used by other functions such
as the thermal and through-fault monitoring elements which are not required for busbar
protection.
Set the LV Vector Group and TV Vector Group to 0.
P64x/EN AP/A42 Application Notes

(AP) 6-38

MiCOM P642, P643, P645

AP
It is highly recommended to use the following default settings:
k1 = 30%,
K2 = 80%
Is2 = 1 pu,
Ih(2)%> = 15.00%
Is-HS1 = 10.00 pu,
Is-HS2 = 32.00 pu because the CT requirements tests were performed using this values.
Is1 should be set to level fault minimum 0.8 Is1 load biggest 2 . 1 .
Set the Circuitry Fail alarm to Enabled. Set K-cctfail to 10% to allow the maximum
composite error of 10% that may be introduced by class 10P current transformers. Is-
cctfail is typically set between 5 to 20% to prevent detecting noise coming from the CTs
and spurious differential current that may be caused by the maximum load unbalance.
This element is typically delayed by 5 s.
It is recommended to apply CT supervision to prevent maloperation of the biased
differential protection when there is an open circuited CT secondary. The CTS feature
can be used to desensitize the biased differential protection. Desensitization is achieved
by raising the differential current pickup setting Is1 to the value of Is-CTS.

Figure 24 Busbar biased differential protection

Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-39

AP
2.2 Possible misindication of the unfaulted phases due to fault current distribution

Figure 25 AN fault in the HV side of an autotransformer
The positive, negative and zero sequence impedances of the transformer windings using
240 MVA as base are as follows:
HV LV TV
Positive Sequence j 0.134 pu j 0.075 pu -j 0.024 pu
Negative Sequence j 0.134 pu j 0.075 pu -j 0.024 pu
Zero Sequence j 0.067 pu j 0.0375 pu -j 0.012 pu
The X/R ratio determines the angle of the source impedances, so this angle is
o
84 ) 10 ( tan
1
=

. The magnitude of source 1 impedance is pu 024 . 0


10000
240
1 = . The
magnitude of source 2 impedance is pu 096 . 0
2500
240
1 =
Consider the internal fault AN fault on the HV side of the autotransformer shown in
Figure 25. The disturbance record and events obtained from the relay indicate that the
phase C also tripped, even though the fault was on phase A.
P64x/EN AP/A42 Application Notes

(AP) 6-40

MiCOM P642, P643, P645

AP

Figure 26 Relay disturbance record
The following analysis explains why the phase C differential element also tripped. The
sequence networks for an AN fault are shown in Figure 27. All the quantities are in pu.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-41

AP
HV
TV
LV
0.024
0.096
j 0.134
-j 0.024
j 0.075
T1-CT
T5-CT
HV
TV
LV
0.024
0.096
j 0.134
-j 0.024
j 0.075
T1-CT
T5-CT
(seq +)
(seq -)
HV
TV
LV
0.024
0.096
j 0.067
-j 0.012
j 0.0375
T1-CT
T5-CT
(seq 0)
1 1
P4397ENa

Figure 27 Sequence networks
The positive sequence network is simplified as follows:
pu 1 . 88 305 . 0 0134 . 0 j 075 . 0 j 84 096 . 0
o o
= + +
The negative sequence network is simplified as follows:
pu 1 . 88 305 . 0 0134 . 0 j 075 . 0 j 84 096 . 0
o o
= + +
P64x/EN AP/A42 Application Notes

(AP) 6-42

MiCOM P642, P643, P645

AP
The zero sequence network is simplified as follows:
( )( )
( )
pu 9 . 89 054 . 0 6 . 89 013 . 0 067 . 0 j
pu 6 . 89 013 . 0
012 . 0 j 7 . 85 133 . 0
012 . 0 j 7 . 85 133 . 0
pu 7 . 85 133 . 0 0375 . 0 j 84 096 . 0
o o
o
o
o
o o
= +
=
+

= +

Therefore the sequence networks in Figure 27 are simplified as follows:

Figure 28 Simplified sequence networks
From Figure 28, the equivalent sequence networks impedances are calculated as follows:
Positive sequence equivalent impedance:
( )( )
pu 3 . 84 022 . 0
1 . 88 305 . 0 84 024 . 0
1 . 88 305 . 0 84 024 . 0
o
o o
o o
=
+


The negative sequence equivalent impedance is the same as the positive sequence
equivalent impedance:
( )( )
pu 3 . 84 022 . 0
1 . 88 305 . 0 84 024 . 0
1 . 88 305 . 0 84 024 . 0
o
o o
o o
=
+


Zero sequence equivalent impedance:
( )( )
pu 8 . 85 017 . 0
9 . 89 054 . 0 84 024 . 0
9 . 89 054 . 0 84 024 . 0
o
o o
o o
=
+


Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-43

AP
The sequence networks are now represented by the equivalent impedances in series:

Figure 29 Sequence networks
The equivalent impedance is:
pu 7 . 84 061 . 0 8 . 85 017 . 0 3 . 84 022 . 0 3 . 84 022 . 0
o o o o
= + +
The positive, negative and zero sequence currents are:
pu 7 . 84 4 . 16
7 . 84 061 . 0
1
I I I
2 1 0
o
o
=

= = =
The positive sequence currents on the HV side are calculated using a current division:
pu 4 . 84 21 . 15
1 . 88 305 . 0 84 024 . 0
1 . 88 305 . 0
7 . 84 4 . 16
o
o o
o
o
=
+


The positive sequence currents on the LV side are calculated using a current division:
pu 5 . 88 2 . 1
1 . 88 305 . 0 84 024 . 0
84 024 . 0
7 . 84 4 . 16
o
o o
o
o
=
+


The negative sequence currents on the HV and LV side are the same as the positive
sequence currents on the HV and LV side respectively.
The zero sequence currents on the HV side are calculated using a current division:
P64x/EN AP/A42 Application Notes

(AP) 6-44

MiCOM P642, P643, P645

AP
pu 9 . 82 4 . 11
9 . 89 054 . 0 84 024 . 0
9 . 89 054 . 0
7 . 84 4 . 16
o
o o
o
o
=
+


The zero sequence currents on the LV side are calculated using a current division:
pu 8 . 88 1 . 5
9 . 89 054 . 0 84 024 . 0
84 024 . 0
7 . 84 4 . 16
o
o o
o
o
=
+


pu 9 . 95 51 . 0
7 . 85 133 . 0 012 . 0 j
012 . 0 j
8 . 88 1 . 5
o
o
o
=
+


The current distribution in the sequence networks is shown in Figure 30.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-45

AP
HV
TV
LV
0.024
0.096
j 0.134
-j 0.024
j 0.075
T1-CT
T5-CT
HV
TV
LV
0.024
0.096
j 0.134
-j 0.024
j 0.075
T1-CT
T5-CT
(seq +)
(seq -)
HV
TV
LV
0.024
0.096
j 0.067
-j 0.012
j 0.0375
T1-CT
T5-CT
(seq 0)
1 1
15.21
1.2
16.4
16.4
15.21
1.2
16.4
11.4
4.59
0.51
5.1
16.4
P4400ENa

Figure 30 Current distribution in the sequence networks
P64x/EN AP/A42 Application Notes

(AP) 6-46

MiCOM P642, P643, P645

AP
The currents on the HV and LV side seen by the current transformers T1-CT and T5-CT are
calculated as follows using the following matrix:

2
1
0
2
2
I
I
I
a a 1
a a 1
1 1 1
Ic
Ib
Ia

Current calculations on the HV side:
pu 1 . 91 82 . 3 4 . 84 21 . 15 240 1 4 . 84 21 . 15 120 1 9 . 82 4 . 11 Ib
I a I a I Ic
pu 1 . 91 82 . 3 4 . 84 21 . 15 120 1 4 . 84 21 . 15 240 1 9 . 82 4 . 11 Ib
I a I a I Ib
pu 84 8 . 41 4 . 84 21 . 15 4 . 84 21 . 15 9 . 82 4 . 11 I I I Ia
2
2
1 0
2 1
2
0
2 1 0
o o o o o o
o o o o o o
o o o o
= + + =
+ + =
= + + =
+ + =
= + + = + + =

Current calculations on the LV side:
pu 8 . 92 71 . 1 5 . 88 2 . 1 240 1 5 . 88 2 . 1 120 1 9 . 95 51 . 0 Ib
I a I a I Ic
pu 8 . 92 71 . 1 5 . 88 2 . 1 120 1 5 . 88 2 . 1 240 1 9 . 95 51 . 0 Ib
I a I a I Ib
pu 7 . 89 89 . 1 5 . 88 2 . 1 5 . 88 2 . 1 9 . 95 51 . 0 I I I Ia
2
2
1 0
2 1
2
0
2 1 0
o o o o o o
o o o o o o
o o o o
= + + =
+ + =
= + + =
+ + =
= + + = + + =

The ratio correction factors as calculated by the relay are 2.382 on the HV side, and 1.143
on the LV side. These factors can be calculated by the user taking into consideration the CT
primary nominal current and the winding full load current at the reference power.
HV ratio correction factor 382 . 2
10 275 3
10 240
1200
3
6
=


=
LV ratio correction factor 143 . 1
10 132 3
10 240
1200
3
6
=


=
Since it is an autotransformer, HV and LV winding are effectively grounded star. The
software interposing CTs are Ydy on each winding as shown in Figure 25. Therefore the
zero sequence current is filtered on the HV and LV sides.
Note: In this example, since the currents have been calculated in pu at the transformer base
MVA, the differential calculation has been simplified by comparing the HV and LV pu
currents. Therefore the ratio correction factors are not needed for this example.
The differential currents on each phase is calculated as follows:
( ) ( ) pu 7 . 84 8 . 32 9 . 95 51 . 0 7 . 89 89 . 1 9 . 82 4 . 11 84 8 . 41 Iadiff
I Ia I Ia Iadiff
LV 0 LV HV 0 HV
o o o o o
= + =


( ) ( ) pu 3 . 95 4 . 16 9 . 95 51 . 0 8 . 92 71 . 1 9 . 82 4 . 11 1 . 91 82 . 3 Ibdiff
I Ib I Ib Ibdiff
LV 0 LV HV 0 HV
o o o o o
= + =



Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-47

AP
( ) ( ) pu 3 . 95 4 . 16 9 . 95 51 . 0 8 . 92 71 . 1 9 . 82 4 . 11 1 . 91 82 . 3 Icdiff
I Ic I Ic Icdiff
LV 0 LV HV 0 HV
o o o o o
= + =



The mean bias currents are calculated as follows:
pu 4 . 16 9 . 95 51 . 0 7 . 89 89 . 1 9 . 82 4 . 11 84 8 . 41 5 . 0 Iabias
I Ia I Ia 5 . 0 Iabias
LV 0 LV HV 0 HV
=

+ =

+ =


o o o o
pu 2 . 8 9 . 95 51 . 0 8 . 92 71 . 1 9 . 82 4 . 11 1 . 91 82 . 3 5 . 0 Ibbias
I Ib I Ib 5 . 0 Ibbias
LV 0 LV HV 0 HV
=

+ =

+ =


o o o o

pu 2 . 8 9 . 95 51 . 0 8 . 92 71 . 1 9 . 82 4 . 11 1 . 91 82 . 3 5 . 0 Icbias
I Ic I Ic 5 . 0 Icbias
LV 0 LV HV 0 HV
=

+ =

+ =


o o o o

The current distribution within the P642 is shown in Figure 31.
Source 2 = 2500MVA,
X/R = 10
Source 1 = 10000MVA,
X/R = 10
Ydy0 software interposing CT
D
B B
B B
B B
D D
a
b
c
a
b
c c
b
a
P642
Ydy0 software interposing CT
a
b
c
a
b
c c
b
a
HV LV
AN fault
275kV 132kV
275/132/33 kV
240MVA
Common neutral solidly earthed
Note: This figure only shows the connection of Phases A. Phases B and C should also be connected.
The tertiary winding is unloaded. Therefore, no corresponding CT is required for the TV winding in the
differential scheme.
Iadiff = 32.8 pu
Ibdiff = 16.4 pu
Icdiff = 16.4 pu
41.8
3.82
3.82
11.4
1.89
1.71
1.71
0.51
30.4 2.4
15.2 1.2
Iadiff
Ibdiff
Icdiff
15.2
1.2
P4402ENa

Figure 31 Current distribution within the P642
The bias current used by the relay for all the phases is the maximum bias current. In this
case the relay will use Iabias.
From the above calculations it can be observed that all three phases are much greater than
the high set one element (Is-HS1), which has been set to 4.9 pu. As mentioned in the
operation chapter, for the relay to trip for Is-HS1, the differential current should be above the
Is-HS1 setting and in the operating region of the bias characteristic. Therefore, due to the
current distribution during the internal AN fault, the differential elements for phases B and C
may trip even though these phases are not faulted.
P64x/EN AP/A42 Application Notes

(AP) 6-48

MiCOM P642, P643, P645

AP
0
5
10
15
20
25
30
35
0 2 4 6 8 10 12 14 16 18 20
Imean bias
I
d
i
f
f
Imean bias
Ia
Ib
Ic
Is-H1

Figure 32 Differential characteristic
It is important to note that all the calculations have only taken into consideration the mean
bias. The relay also adds an additional transient bias quantity to the mean bias. It should be
noted that due to the effect of transient bias if the differential calculations of the non-faulted
phases are close to the bias characteristic, then these un-faulted phases may not operate.
The current distribution in this system is shown in Figure 33. The positive, negative and zero
sequence currents in the HV terminal were calculated already, and they are as follows:
Positive sequence = pu 5 . 88 2 . 1
o

Negative sequence = pu 5 . 88 2 . 1
o

Zero sequence = pu 8 . 88 1 . 5
o

The phase currents in the autotransformer HV terminal are calculated as follows:
pu 88 9 . 3 5 . 88 2 . 1 240 1 5 . 88 2 . 1 120 1 8 . 88 1 . 5 Ib
I a I a I Ic
pu 88 9 . 3 5 . 88 2 . 1 120 1 5 . 88 2 . 1 240 1 8 . 88 1 . 5 Ib
I a I a I Ib
pu 7 . 88 5 . 7 5 . 88 2 . 1 5 . 88 2 . 1 8 . 88 1 . 5 I I I Ia
2
2
1 0
2 1
2
0
2 1 0
o o o o o
o o o o o
o o o o
= + + =
+ + =
= + + =
+ + =
= + + = + + =

To analyse the current distribution of the autotransformer, the current values need to be
converted from pu to amperes. Then Kirchoffs current law is then applied. The base
current in the 275kV side is A 504
10 275 3
10 240
3
6
=


. The base current in the 132kV side is
A 1050
10 132 3
10 240
3
6
=


.
The currents flowing from source 1 are:
A 84 21067 504 84 8 . 41 pu 84 8 . 41 IA
o o
= = =
A 1 . 91 1925 504 1 . 91 82 . 3 pu 1 . 91 82 . 3 IB
o o
= = =
A 1 . 91 1925 504 1 . 91 82 . 3 pu 1 . 91 82 . 3 IC
o o
= = =
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-49

AP
A 9 . 82 17237 504 9 . 82 2 . 34 pu 9 . 82 2 . 34 9 . 82 4 . 11 3 0 I 3
o o o o
= = = =
The currents flowing from source 2 to the autotransformer LV terminal are:
A 7 . 89 1985 1050 7 . 89 89 . 1 pu 7 . 89 89 . 1 IA
o o
= = =
A 8 . 92 1796 1050 8 . 92 71 . 1 pu 8 . 92 71 . 1 IB
o o
= = =
A 8 . 92 1796 1050 8 . 92 71 . 1 pu 8 . 92 71 . 1 IC
o o
= = =
A 5 . 95 1607 1050 9 . 95 53 . 1 pu 9 . 95 53 . 1 9 . 95 51 . 0 3 0 I 3
o o o o
= = = =
The currents flowing from the autotransformer HV terminal are:
A 7 . 88 3780 504 7 . 88 5 . 7 pu 7 . 88 5 . 7 IA
o o
= = =
A 1 . 91 1925 A 88 1966 504 88 9 . 3 pu 88 9 . 3 IB
o o o
= = =
A 1 . 91 1925 A 88 1966 504 88 9 . 3 pu 88 9 . 3 IC
o o o
= = =
A 8 . 88 7610 1504 8 . 88 3 . 15 pu 8 . 88 3 . 15 8 . 88 1 . 5 3 0 I 3
o o o o
= = = =
As expected, the currents in phases B and C in the autotransformer HV terminal are the
same as the currents in phases B and C in source 1.
The current in the ground of the autotransformer is the subtraction of 3I
0-HV
minus 3I
0-LV
:
A 88 9213 5 . 95 1607 8 . 88 7610 I 3 I 3
LV 0 HV 0
o o o
= =


The zero sequence current trapped in the delta is calculated using current division as
follows:
pu 4 . 88 6 . 5
7 . 85 133 . 0 012 . 0 j
7 . 85 133 . 0
8 . 88 1 . 5
o
o
o
o
=
+


The base current in the 33kV side is A 4199
10 33 3
10 240
3
6
=


. Therefore the current
trapped in the delta is 5.6-88.4 4199 = 23514 -88.4 A.

Figure 33 Current distribution
P64x/EN AP/A42 Application Notes

(AP) 6-50

MiCOM P642, P643, P645

AP
2.3 Restricted earth fault protection
2.3.1 Basic principles
An earth fault is the most common type of fault that occurs in a transformer. The following
conditions must be satisfied for an earth fault current to flow:
A path exists for the current to flow into and out of the windings (a zero sequence path)
The ampere turns balance is maintained between the windings
The magnitude of earth fault current is dependent on the method of earthing (solid or
resistance) and the transformer connection.
Consider the resistance earthed star winding shown in Figure 34. An earthfault on such a
winding causes a current which is dependent on the value of earthing impedance. This earth
fault current is proportional to the distance of the fault from the neutral point since the fault
voltage is directly proportional to this distance.
The ratio of transformation between the primary winding and the short circuited turns also
varies with the position of the fault. Therefore the current that flows through the transformer
terminals is proportional to the square of the fraction of the winding which is short circuited.
FLC
1

R 3
V
=
1 3 2
2
1 3
1
2
1 3
2
1 3
2
1
2 2
1 1
T T
T
T
T
T
V
V
V
V
T V
T V
=

=
=
=

R 3
x.V

1
f
=
3
1
x
T
T x

R 3
V x
primary
FLC
2
2
1 1
=

=

Figure 34 Star winding resistance earthed
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-51

AP
If the fault in Figure 34 is a single end fed fault, the primary current should be greater than
0.2 pu (Is1 default setting) for the differential protection to operate. Therefore,
20%
3
x

2
>

The following table shows that 41% of the winding is protected by the differential element.
x Idiff in %
10 0.58
20 2.31
30 5.20
40 9.24
50 14.43
59 20.00
70 28.29
80 36.95
90 46.77
100 57.74
In a solidly earthed star winding, the fault current is limited only by the leakage reactance of
the winding, which varies in a complex manner with the position of the fault. For the majority
of the winding the fault current is approximately 3 x I
FLC
, reaching a maximum of 5 x I
FLC
.
Earth faults occurring in a transformer winding or terminal may be of limited magnitude,
either due to the impedance present in the earth path or by the percentage of transformer
winding that is involved in the fault. It is common to apply standby earth fault protection fed
from a single CT in the transformer earth connection; this provides time-delayed protection
for a transformer winding or terminal fault. In general, particularly as the size of the
transformer increases, it becomes unacceptable to rely on time delayed protection to clear
winding or terminal faults as this would lead to an increased amount of damage to the
transformer. A common requirement is therefore to provide instantaneous phase and earth
fault protection. Applying differential protection across the transformer may also fulfil these
requirements. However, an earth fault occurring on the LV winding, particularly if it is of a
limited level, may not be detected by the differential relay, as it is only measuring the
corresponding HV current. Therefore instantaneous protection is applied that is restricted to
operating for transformer earth faults only. This is referred to as restricted, or balanced,
earth fault protection (REF or BEF). The BEF terminology is usually used when the
protection is applied to a delta winding.
The P64x uses biased differential protection to provide fast clearance for faults within the
protected zone. The value of earth fault current, however, may be limited by any impedance
in the earth path or by the percentage of the winding involved in the fault. The P64x offers a
restricted earth fault element for up to 3 windings of the protected transformer to provide
greater sensitivity for earth faults which will not change with load current.
The levels of fault current available for relay measurement are shown below. If an earth fault
is considered on an impedance earthed star winding of a Dyn transformer (Figure 35), the
value of current flowing in the fault (If) depends on two factors. These are the value of
earthing impedance and the fault point voltage, which is governed by the fault location. The
value of fault current (If) is directly proportional to the location of the fault as shown in Figure
35. A restricted earth fault element (64) is connected to measure If directly, to provide more
sensitive earth fault protection. The overall differential protection is less sensitive, since it
only measures the HV current Is. The value of Is is limited by the number of faulty
secondary turns in relation to the HV turns.

59% of
unprotected winding
41% of
protected winding
P64x/EN AP/A42 Application Notes

(AP) 6-52

MiCOM P642, P643, P645

AP
P4308ENa

Figure 35 Fault limitation on an impedance earthed system
P4309ENa

Figure 36 Fault limitation on a solidly earthed system
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-53

AP
If a fault on a solidly earthed star winding (Figure 36) is considered, the fault current is
limited by the leakage reactance of the winding, any impedance in the fault and by the fault
point voltage. The value of fault current varies in a complex manner with fault location. As in
the case of the impedance earthed transformer, the value of current available as an overall
differential protection operating quantity is limited. More sensitive earth fault protection is
provided by a restricted earth fault relay (64), which is arranged to measure If directly.
Although more sensitive protection is provided by REF, the operating current for the overall
differential protection is still significant for faults over most of the winding. For this reason,
independent REF protection may not have previously been considered necessary for a
solidly earthed winding, especially where an additional relay would have been required. With
the P64x, the REF protection is available at no extra cost if a neutral CT is available.
Restricted earth fault protection is also commonly applied to Delta windings of large power
transformers, to improve the operating speed and sensitivity of the protection package for
winding earth faults. When applied to a Delta winding this protection is commonly referred to
as balanced earth fault protection. It is inherently restricted in its zone of operation when it
is stabilized for CT spill current during inrush or during phase faults. The value of the fault
current flowing depends on system earthing arrangements and the fault point voltage.
2.3.2 REF operating mode
When applying differential protection such as REF, some suitable means must be used to
give the protection stability under external fault conditions, ensuring that relay operation only
occurs for faults on the transformer winding or connections. The P64x uses the bias
technique which operates by measuring the level of through current flowing and altering the
relay sensitivity accordingly. In addition, the P64x uses the delayed bias and transient bias
to improve the stability of REF during external faults.
Low impedance REF with a triple slope biased characteristic is provided in the P64x. One
low impedance REF protection function is available for each transformer winding. It is based
on comparing the vector sum of phase currents of the transformer winding to the neutral
point current measured directly.
The differential current and bias current are given by the following expression:
factor scaling
,
+ + + =
N C B A diff REF
I I I I I
[ ] [ ] factor scaling I I , I , I max 5 . 0 I
N C B A bias , REF
+ =
The REF biased characteristic is as follows:
P64x/EN AP/A42 Application Notes

(AP) 6-54

MiCOM P642, P643, P645

AP
K2
K1
Is1
Is2 IREF Bias
Restraint Region
Operating Region
P4274ENa

Figure 37 P64x restricted earth fault biased characteristic
Low impedance biased REF settings are similar to those of the biased differential protection
function. The low impedance REF is blocked by CTS.
2.3.3 Setting guidelines for low impedance biased REF protection
Two bias settings are provided in the REF protection in the P64x. The REF K1 level of bias
is applied up to through currents of s2 Set, which is normally set to the rated current of the
transformer. REF> K1 is normally set to 0% to give optimum sensitivity for internal faults.
However, if any differential spill current is present under normal conditions due to CT
mismatch, REF K1 may be increased accordingly to compensate. Then a setting of 20% is
recommended.
REF> K2 bias is applied for through currents above s2 Set and may typically be set to
150% to ensure adequate restraint for external faults.
The neutral current scaling factor which automatically compensates for differences between
neutral and phase CT ratios relies on the relay having been programmed with the correct CT
ratios. It must therefore be ensured that these CT ratios are entered into the relay, in the
CT RATIOS menu, for the scheme to operate correctly.
Typical settings for s1 Set according to ESI 48-3 1977 are 10-60% of the winding rated
current when solidly earthed and 10-25% of the minimum earth fault current for a fault at the
transformer terminals when resistance earthed.
Figure 38 shows the relay connections for the P64x relay applied for biased REF protection.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-55

AP

Figure 38 P64x connections for biased REF protection
In Figure 38, the three line CTs are connected to the three phase CTs in the normal manner.
The neutral CT is then connected to the Iy input. These currents are then used internally to
derive both a bias and a differential current quantity for use by the low impedance REF
protection. The actual operating characteristic of the element is shown in Figure 39. The
advantage of this mode of connection is that the line and neutral CTs are not differentially
connected so the neutral CT can also be used to drive the 51N protection to provide Standby
Earth Fault Protection. Also, no external equipment such as stabilizing resistors or metrosils
are required, as is the case with high impedance protection.
Where it is required that the neutral CT also drives the 51N protection element to provide
standby earth fault protection, it may be a requirement that the neutral CT has a lower ratio
than the line CTs to provide better earth fault sensitivity. If this was not accounted for in the
REF protection, the neutral current value used would be incorrect. The relay automatically
calculates the scaling factor that matches in amplitude the summation of line currents to the
neutral current. This is shown in Figure 39.
P64x/EN AP/A42 Application Notes

(AP) 6-56

MiCOM P642, P643, P645

AP
Power transformer
Phase A
Phase B
Phase C
F
EF 1
IN
IA
IB
IC
MiCOM 64x
V
V
V
V
V
Neutral CT ratio 200/1
/
Line CTs ratio 1000 1
P4311ENa

Figure 39 P64x REF scaling factor
Example 1: Consider a solidly earthed 90 MVA transformer which has a star winding
protected by the REF function in the P64x. Consider 400:1 line CTs.
Is1 Set is set to 10% of the winding nominal current:
ondary A Aprimary Set Is sec 98 . 0
400
39
39
10 132 3
10 90
1 . 0 1
3
6
= =


=
Is2 is set to the rated current of the transformer:
ondary A Aprimary Set Is sec 1
400
390
390
10 132 3
10 90
2
3
6
= = =


=
As recommended previously K1 may be set to 0% and K2 to 150%.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-57

AP
2.4 Overfluxing protection and blocking
2.4.1 Basic principles
Overfluxing or overexcitation of a transformer connected to the terminals of a generator, can
occur if the ratio of voltage to frequency exceeds certain limits. High voltage or low
frequency, causing a rise in the V/Hz ratio, will produce high flux densities in the magnetic
core of the transformer. This could cause the core of the transformer to saturate and stray
flux to be induced in unlaminated components that have not been designed to carry flux.
The resulting eddy currents in solid components (core bolts and clamps) and end of core
laminations can cause rapid overheating and damage.
The P64x relays provide a four stage overfluxing element. One stage can be set to operate
with a definite time or inverse time delay (IDMT), this stage can be used to provide the
protection trip output. There are also three other definite time stages which can be
combined with the inverse time characteristic to create a combined multi-stage V/Hz trip
operating characteristic using PSL. An inhibit signal is provided for the V/Hz>1 stage 1 only,
which has the inverse time characteristic option. This allows a definite time stage to override
a section of the inverse time characteristic if required. The inhibit has the effect of resetting
the timer, the start signal and the trip signal. There is also one definite time alarm stage that
can be used to indicate unhealthy conditions before damage has occurred to the machine.
The P64x relay offers an overfluxing protection element which can be used to raise an alarm
or initiate tripping in the event of prolonged periods of transformer overfluxing. In addition, a
differential current 5th harmonic blocking feature is also provided within the P64x, which can
be used to prevent possible maloperation of the differential element under transient
overfluxing conditions.
To make use of the time delayed overfluxing protection, the P64x relay must be supplied
with a voltage signal which is representative of the primary system voltage on the source
side of the transformer. The 5th harmonic blocking feature does not require a voltage signal.
A 5th harmonic signal is derived from the differential current wave form on each phase and
blocking of the low set biased characteristic is on a per phase basis.
2.4.2 Transformer overfluxing
Transformer overfluxing might arise for the following reasons:
High system voltage
Generator full load rejection
Ferranti effect with light loading transmission lines
Low system frequency
Generator excitation at low speed with AVR in service
Geomagnetic disturbance
Low frequency earth current circulation through a transmission system
The initial effects of overfluxing will be to increase the magnetizing current for a transformer.
This current will be seen as a differential current. If it reaches a high level there would be a
risk of differential protection tripping.
Persistent overfluxing may result in thermal damage or degradation of a transformer as a
result of heating caused by eddy currents that may be induced in non-laminated metalwork
of a transformer. The flux levels in such regions would normally be low, but excessive flux
may be passed during overfluxed operation of a transformer.
The following protection strategy is proposed to address potential overfluxing conditions:
Maintain protection stability during transient overfluxing
Ensure tripping for persistent overfluxing
P64x/EN AP/A42 Application Notes

(AP) 6-58

MiCOM P642, P643, P645

AP
In most applications, the recommended minimum differential trip threshold for P64x, its
filtering action and possible operation of the inrush detector will ensure stability of the
differential element. If more difficult situations exist, the P64x relay is offered with a 5th
harmonic differential current blocking facility. This facility could be applied with some study
of the particular problem.
To ensure tripping for persistent overfluxing, due to high system voltage or low system
frequency, the P64x is provided with time delayed Volts per Hertz protection. Where there is
any risk of persistent geomagnetic overfluxing, with normal system voltage and frequency,
the 5th harmonic differential current facility could be used to initiate tripping after a long time
delay. This time delay would need to be programmed in the PSL as shown in Figure 40.

Figure 40 Fifth harmonic tripping
2.4.3 Time delayed overfluxing protection
Two overfluxing elements for HV and LV transformer sides are provided in the P643 and
P645. One overfluxing element is available in the P642.
The following functions are provided:
Alarm stage with definite time delay
Trip stage V/Hz>1 with DT or IDMT time delay
Trip stage V/Hz>2/3/4 with DT delay
The settings of the alarm stage should be such that the alarm signal can be used to prompt
automatic or manual corrective action.
Protection against damage due to prolonged overfluxing is offered by a V/f protection
element with a variable time tripping characteristic. The setting flexibility of this element, by
adjustment of the time delay at various V/f values, makes it suitable for various applications.
The manufacturer of the transformer or generator should be able to supply information about
the short-time over-excitation capabilities, which can be used to determine appropriate
settings for the V/f tripping element. The variable time overfluxing protection would be used
to trip the transformer directly.
If preferred, the V/f tripping element can be set with a definite time characteristic.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-59

AP

o
p
e
r
a
t
i
n
g

t
i
m
e

(
s
)

Figure 41 Variable time overfluxing protection characteristic
2.4.4 Setting guidelines for overfluxing protection
The V/Hz>1 overfluxing protection element trip stage can be selected by setting the V/Hz
Trip Func cell to the required time delay characteristic: DT for definite time operation, IDMT,
for inverse time operation. In the V/Hz>x Status cells, the four overfluxing protection trip
stages can be set to Enable or Disable.
In the V/Hz Alarm Status cell, the overfluxing protection alarm stage can be set to Enable
or Disable.
The pick up for the overfluxing elements depends on the nominal core flux density levels.
Generator transformers are generally run at higher flux densities than transmission and
distribution transformers, so they require a pick up setting and shorter tripping times which
reflect this. Transmission transformers can also be at risk from overfluxing conditions and
withstand levels should be consulted when deciding on the required settings.
IEEE Standard C37.91-2000 states that overexcitation of a transformer can occur whenever
the ratio of the per unit voltage to per unit frequency (V/Hz) at the secondary terminals of a
transformer exceeds its rating of 1.05 per unit (PU) on transformer base at full load, 0.8
power factor, or 1.1 PU at no load. Refer to subclause 4.1.6 in IEEE Std C57.12.00-2006 for
further discussion on the capability of a transformer to operate above rated voltage and
below rated frequency.
The element is set in terms of the actual ratio of voltage to frequency; the overfluxing
threshold setting, V/Hz>x Trip Set, can therefore be calculated as shown below:
A 1.05 p.u. setting = 110/50 x 1.05 = 2.31
Where:
The VT secondary voltage at rated primary volts is 110 V
The rated frequency is 50 Hz
The overfluxing alarm stage threshold setting, V/Hz Alarm Set, shall be set lower than the
trip stage setting to provide an indication that abnormal conditions are present and to alert an
operator to adjust system parameters accordingly.
TMS = 1
TMS = 2
TMS = 4
TMS = 8
TMS = 12
P64x/EN AP/A42 Application Notes

(AP) 6-60

MiCOM P642, P643, P645

AP
The time delay settings should be chosen to match the withstand characteristics of the
protected transformer. If an inverse time characteristic is selected, select the time multiplier
setting, V/Hz>1 Trip TMS so the operating characteristic closely matches the withstand
characteristic of transformer. If a definite time setting is chosen for the trip stages the time
delay is set in the V/Hz>x Trip Delay cells. The alarm stage time delay is set in the V/Hz
Alarm Delay cell.
The three definite time stages and one DT/IDMT stage can be combined to create a
combined multi-stage V/Hz trip operating characteristic using PSL, see Figure 42 and Figure
43.
Reference should be made to manufacturers withstand characteristics before formulating
these settings.

Figure 42 Multi-stage overfluxing characteristic
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-61

AP
P1658ENa
1
V/Hz>2 Trip
V/Hz>3 Trip
V/Hz>3 Start
V/Hz>1 = 1.06
TMS = 0.08
V/Hz>1 Trip
V/Hz>4 Start
R14 V/Hz Trip 1
V/Hz>1 Inhibit
V/Hz>2 = 1.4 p.u.
t = 1s
V/Hz>3 = 1.2 p.u.
t = 4s
V/Hz>4 = 1.1 p.u.
t = 0s

Figure 43 Scheme logic for multi-stage overfluxing characteristic
2.4.5 5th Harmonic blocking
The 5th Harmonic blocking feature is available for possible use to prevent unwanted
operation of the low set differential element under transient overfluxing conditions.
When overfluxing occurs, the transformer core becomes partially saturated and the resultant
magnetizing current waveforms increase in magnitude and become harmonically distorted.
Such waveforms have a significant 5th harmonic content, which can be extracted and used
as a means of identifying the abnormal operating condition.
The 5th harmonic blocking threshold is adjustable between 0 - 100% differential current.
The threshold should be adjusted so that blocking will be effective when the magnetizing
current rises above the chosen threshold setting of the low-set differential protection.
For example, when a load is suddenly disconnected from a power transformer the voltage at
the input terminals of the transformer may rise by 10-20% of the rated value. Since the
voltage increases, the flux, which is the integral of the excitation voltage, also increases. As
a result, the transformer steady state excitation current becomes higher. The resulting
excitation current flows in one winding only and therefore appears as differential current
which may rise to a value high enough to operate the differential protection. A typical
differential current waveform during such a condition is shown in Figure 44. A typical setting
for Ih(5)%> is 35%
P64x/EN AP/A42 Application Notes

(AP) 6-62

MiCOM P642, P643, P645

AP

Figure 44 Typical overflux current waveform
To offer some protection against damage due to persistent overfluxing that might be caused
by a geomagnetic disturbance, the 5th harmonic blocking element can be routed to an output
contact using an associated timer. Operation of this element could be used to give an alarm
to the network control centre. If such alarms are received from a number of transformers,
they could serve as a warning of geomagnetic disturbance so that operators could take
some action to safeguard the power system. Alternatively this element can be used to
initiate tripping in the event of prolonged pick up of a 5th harmonic measuring element. It is
not expected that this type of overfluxing condition would be detected by the AC overfluxing
protection. This form of time delayed tripping should only be applied in regions where
geomagnetic disturbances are a known problem and only after proper evaluation through
simulation testing.
2.5 Phase fault overcurrent protection (50/51)
A fault external to a transformer can result in damage to the transformer. If the fault is not
cleared promptly, the resulting overload on the transformer can cause severe overheating
and failure. Overcurrent relays may be used to clear the transformer from the faulted bus or
line before the transformer is damaged. Overcurrent relays are often the only form of
protection applied to small transformers. They are used for backup protection for larger
transformers and both instantaneous and time delayed overcurrent can be applied.
The overcurrent inverse time characteristic on the HV side of the transformer must grade
with the overcurrent inverse time characteristic on the LV side which in turn must grade with
the LV outgoing circuits. The overcurrent function provides limited protection for internal
transformer faults because sensitive settings and fast operation times are usually not
possible. Sensitive settings are not possible because the pickup should allow overloading of
the transformer when required. Fast operating times are not possible because of the grading
required with respect to downstream overcurrent relays. To allow fast operating times,
phase instantaneous overcurrent functions with low transient overreach are required.
The pickup of the time delayed overcurrent element can be set to 125-150% of the maximum
MVA rating to allow overloading of the transformer according to IEEE Std. C37.91-2000.
As recommended by IEEE Std. C37.91-2000, the instantaneous overcurrent element should
be set to pick up at a value higher than the maximum asymmetrical through fault current.
This is usually the fault current through the transformer for a low-side three-phase fault. For
instantaneous elements subject to transient overreach, a pickup of 175% (variations in
settings of 125200% are common) of the calculated maximum low-side three-phase
symmetrical fault current generally provides sufficient margin to avoid false tripping for a low-
side bus fault, while still providing protection for severe internal faults. Due to low transient
overreach of the third and fourth overcurrent stages in the P64x, the instantaneous
overcurrent element may be set to 120-130% of the through fault level of the transformer
ensuring that the relay is stable for through faults. The instantaneous pickup setting should
also consider the effects of transformer magnetizing inrush current.
Under fault conditions, currents are distributed in different ways according to winding
connections. It is important to understand the fault current distribution under faults to set the
overcurrent element. The following diagrams show various current distributions.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-63

AP
A
B
C
a
b
c
a
b
c
a
b
c
1.0
1.0
1.0
1.0
1.0
1.0
0.58
0.58
0.58
0.58
0.58
0.58
1:1
Primary
Secondary
A
B
C
a
b
c
a
b
c
a
b
c
0.87
0.87
0
0.87
0.87
0.58
0.29
0.29
0.58
0.29
0.29
1:1
Primary
Secondary
0
P4314ENa

Figure 45 Current distribution for - connected transformers
P64x/EN AP/A42 Application Notes

(AP) 6-64

MiCOM P642, P643, P645

AP
a
b
c
C
1.73:1
1.0
1.0
1.0
1.0
0.58
A
1.0
0.58
B
1.0
0.58
Primary
Secondary
a
b
c
C
1.73:1
0.87
0.87
0
0.5
0
A
1.0
0.5
B
0.5
0.5
Primary
Secondary
a
b
c
C
1.73:1
1
0
0.58
0
A
0.58
0.58
B
Primary
Secondary
n
1
0
0
P4315ENa

Figure 46 Current distribution for -Y connected transformers
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-65

AP

Figure 47 Current distribution for Y--Y connected transformers
Transformers are mechanically and thermally limited in their ability to withstand short-circuit
current for finite periods of time. For proper backup protection, the relays should operate
before the transformer is damaged by an external fault. In setting transformer overcurrent
relays, the short-time overload capability of the transformer in question should not be
exceeded. Low values of 3.5 or less times normal base current may result from overloading
rather than faults. Also the overcurrent characteristic should always be below the transformer
damage curve.
A four-stage directional/non-directional overcurrent element is provided in the P643 and
P645 relays, and a four-stage non-directional element is provided in the P642. This element
can be used to provide time-delayed backup protection for the system and instantaneous
protection providing fast operation for transformer faults.
The first two stages have a time delayed characteristic that can be set as either Inverse
Definite Minimum Time (IDMT) or Definite Time (DT). The third and fourth stages have a
definite time delay, which can be set to zero to produce instantaneous operation. Each stage
can be selectively enabled or disabled.
In summary, there are a few application considerations to make when applying overcurrent
relays to protect a transformer:
When applying overcurrent protection to the HV side of a power transformer it is usual to
apply a high set instantaneous overcurrent element in addition to the time delayed low-
set, to reduce fault clearance times for HV fault conditions. Typically, this will be set to
approximately 1.3 times the LV fault level, so that it will only operate for HV faults. A
30% safety margin is sufficient due to the low transient overreach of the third and fourth
overcurrent stages. Transient overreach defines the response of a relay to DC
components of fault current and is quoted as a percentage. A relay with a low transient
overreach will be largely insensitive to a DC offset and may therefore be set more closely
to the steady state AC waveform.
P64x/EN AP/A42 Application Notes

(AP) 6-66

MiCOM P642, P643, P645

AP
The second requirement for this element is that it should remain inoperative during
transformer energisation, when a large primary current flows for a transient period. In
most applications, the requirement to set the relay above the LV fault level will
automatically result in settings that will be above the level of magnetizing inrush current.
All four overcurrent stages operate on the Fourier fundamental component. Therefore, for
the third and fourth overcurrent stages in P64x relays, it is possible to apply settings
corresponding to 40% of the peak inrush current while maintaining stability for the condition.
Where an instantaneous element is required to accompany the time delayed protection, as
described above, the third or fourth overcurrent stage of the P64x relay should be used, as
they have wider setting ranges.
2.5.1 Application of timer hold facility
This feature may be useful in certain applications, for example when grading with
electromechanical overcurrent relays which have inherent reset time delays. Setting of the
hold timer to a value other than zero, delays the resetting of the protection element timers for
this period therefore allowing the element to behave similarly to an electromechanical relay.
Another situation where the timer hold facility may be used to reduce fault clearance times is
where intermittent faults may be experienced. An example of this may occur in a plastic
insulated cable. In this application the fault energy can melt and reseal the cable insulation,
extinguishing the fault.
When the reset time of the overcurrent relay is instantaneous, the relay will be repeatedly
reset and not be able to trip until the fault becomes permanent. By using the timer hold
facility the relay will integrate the fault current pulses, reducing fault clearance time.
The timer hold facility for the first and second overcurrrent stages is settings I>1 tReset and
I>2 tReset, respectively. This cell is not visible for the IEEE/US curves if an inverse time
reset characteristic has been selected, as the reset time is then determined by the
programmed time dial setting.
2.5.2 Setting guidelines for overcurrent protection
The first or second stage of overcurrent protection can be selected by setting >1 Function
or >2 Function to any of the inverse or DT settings. The first or second stage are disabled
if >1 Function or >2 Function are set to Disabled.
The first or second stage can provide backup protection for faults on the transformer and the
system. It should be coordinated with downstream protection to provide discrimination for
system faults, setting the current threshold I>1/2 Current Set and the time delay.
>1 TMS For IEC curves;
>1 Time Dial For US/IEEE curves;
>1 Time Delay For definite time accordingly.
The third and fourth stages of overcurrent protection can be enabled by setting >3 Function
or >4 Function to DT, providing a definite time operating characteristic. The third and
fourth stages are disabled if >3 Function or >4 Function are set to Disabled. The third or
fourth stage can be set as an instantaneous overcurrent protection, providing protection
against internal faults on the transfomer. High set instantaneous overcurrent relays with low
transient overreach are sometimes used. The settings of these relays should be 120-130%
of the through fault level of the transformer to ensure that the relays are stable for through
faults. Care must also be taken to ensure that the relays do not operate under magnetizing
inrush conditions.
The directionality of the overcurrent element can be chosen by setting >1/2/3/4 Direction.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-67

AP
2.6 Directional phase fault overcurrent protection (67)
If fault current can flow in both directions through a relay location, it is necessary to add
directionality to the overcurrent relays to obtain correct co-ordination. Typical systems which
require such protection are parallel feeders (both plain and transformer) and ring main
systems, each of which are relatively common in distribution networks.
To give directionality to an overcurrent relay, it is necessary to provide it with a suitable
reference, or polarizing, signal. The reference generally used is the system voltage, as its
angle remains relatively constant under fault conditions. The phase fault elements of the
P64x relays are internally polarized by the quadrature phase-phase voltages, as shown in
the following table.
Phase of protection Operating current Polarizing voltage
A Phase IA VBC
B Phase IB VCA
C Phase IC VAB
It is therefore important to ensure the correct phasing of all current and voltage inputs to the
relay, in line with the supplied application diagram.
Under system fault conditions, the fault current vector will lag its nominal phase voltage by
an angle dependent on the system X/R ratio. It is therefore a requirement that the relay
operates with maximum sensitivity for currents lying in this region. This is achieved using
the relay characteristic angle (RCA) setting; this defines the angle by which the current
applied to the relay must be displaced from the voltage applied to the relay to obtain
maximum relay sensitivity. This is set in cell >Char Angle in the OVERCURRENT 1 menu.
A common application which requires the use of directional relays is considered below.
P64x/EN AP/A42 Application Notes

(AP) 6-68

MiCOM P642, P643, P645

AP

Figure 48 Typical distribution system using parallel transformers
Figure 48 shows a typical distribution system using parallel power transformers. In such an
application, a fault at F could result in the operation of both R3 and R4 relays and the
subsequent loss of supply to the 11 kV busbar. Therefore with this system configuration it is
necessary to apply directional relays at these locations set to look into their respective
transformers. These relays should co-ordinate with the non-directional relays, R1 and R2;
ensuring discriminative relay operation during such fault conditions.
In such an application, relays R3 and R4 may commonly require non-directional overcurrent
protection elements to provide protection to the 11 kV busbar, in addition to providing a
back-up function to the overcurrent relays on the outgoing feeders (R5).
When applying the P64x relays in the above application, stage 1 of the overcurrent
protection of relays R3 and R4 would be set non-directional and time graded with R5, using
an appropriate time delay characteristic. Stage 2 could then be set directional, looking back
into the transformer, also having a characteristic which provides correct coordination with R1
and R2. IDMT or DT characteristics are selectable for both stages 1 and 2 and directionality
of each of the overcurrent stages is set in cell >x Direction.
Note: The principles previously outlined for the parallel transformer
application are equally applicable for plain feeders which are
operating in parallel.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-69

AP
2.7 Earth fault protection (SBEF)
The parallel transformer application previously shown in Figure 48 requires directional earth
fault protection at locations R3 and R4, to provide discriminative protection. However, to
provide back-up protection for the transformer, busbar and other downstream earth fault
devices, Standby Earth Fault (SBEF) protection is also commonly applied. This function is
fulfilled by a separate earth fault current input, fed from a single CT in the transformer earth
connection. The HV, LV and TV earth fault elements of the P64x relay may be used to
provide both the directional earth fault (DEF) and SBEF functions, respectively.
Where a Neutral Earthing Resistor (NER) is used to limit the earth fault level to a particular
value, it is possible that an earth fault condition could cause a flashover of the NER and
hence a dramatic increase in the earth fault current. For this reason, it may be appropriate
to apply two stage SBEF protection. The first stage should have suitable current and time
characteristics which coordinate with downstream earth fault protection. The second stage
may then be set with a higher current setting but with zero time delay, providing fast
clearance of an earth fault which gives rise to an NER flashover.
The remaining two stages are available for customer-specific applications.
2.8 Directional earth fault protection (DEF)
2.8.1 Residual Voltage polarization
With earth fault protection, the polarizing signal needs to be representative of the earth fault
condition. As residual voltage is generated during earth fault conditions, this quantity is
commonly used to polarize DEF elements. The P64x relay internally derives this voltage
from the 3-phase voltage input which must be supplied from either a five-limb or three single
phase VTs. These types of VT design allow the passage of residual flux and consequently
permit the relay to derive the required residual voltage. In addition, the primary star point of
the VT must be earthed. A three-limb VT has no path for residual flux and is therefore
unsuitable to supply the relay.
It is possible that small levels of residual voltage will be present under normal system
conditions due to system imbalances, VT inaccuracies and relay tolerances. Therefore the
P64x relay includes a user-settable threshold N>VNPol set which must be exceeded for the
DEF function to be operational. The residual voltage measurement provided in the
MEASUREMENTS 1 column of the menu may assist in determining the required threshold
setting during the commissioning stage, as this will indicate the level of standing residual
voltage present.
Note: Residual voltage is nominally 180 out of phase with residual current.
Consequently, the DEF elements are polarised from the -Vres
quantity. This 180 phase shift is automatically introduced in the P64x
relay.
2.8.2 Negative sequence polarization
In certain applications, the use of residual voltage polarization of DEF may either be not
possible to achieve, or problematic. An example of the former case would be where a
suitable type of VT was unavailable, for example if only a three limb VT was fitted. An
example of the latter case would be an HV/EHV parallel line application where problems with
zero sequence mutual coupling may exist.
In either of these situations, the problem may be solved by the use of negative phase
sequence (nps) quantities for polarization. This method determines the fault direction by
comparison of nps voltage with nps current. The operating quantity, however, is still residual
current.
This is available for selection on both the derived and measured standard earth fault
elements. It requires a suitable voltage and current threshold to be set in cells N>V2pol set
and N>2pol set, respectively.
P64x/EN AP/A42 Application Notes

(AP) 6-70

MiCOM P642, P643, P645

AP
Negative sequence polarizing is not recommended for impedance earthed systems
regardless of the type of VT feeding the relay. This is due to the reduced earth fault current
limiting the voltage drop across the negative sequence source impedance (V2pol) to
negligible levels. If this voltage is less than 0.5 volts the relay will cease to provide DEF
protection.
2.8.3 General setting guidelines for DEF
When setting the Relay Characteristic Angle (RCA) for the directional overcurrent element, a
positive angle setting was specified. This was due to the fact that the quadrature polarizing
voltage lagged the nominal phase current by 90. The position of the current under fault
conditions was leading the polarizing voltage so a positive RCA was required. With DEF, the
residual current under fault conditions lies at an angle lagging the polarizing voltage.
Therefore negative RCA settings are required for DEF applications. This is set in the cell
>Char Angle in the relevant earth fault menu.
The following angle settings are recommended for a residual voltage polarized relay:
Resistance earthed systems = 0
Distribution systems (solidly earthed) = 45
Transmission systems (solidly earthed) = 60
For negative sequence polarization, the RCA settings must be based on the angle of the
NPS source impedance, much the same as for residual polarizing. Typical settings would
be:
Distribution systems 45
Transmission systems 60
2.9 Negative phase sequence (NPS) overcurrent protection (46OC)
When applying traditional phase overcurrent protection, the overcurrent elements must be
set higher than maximum load current, thereby limiting the elements sensitivity. Most
protection schemes also use an earth fault element, which improves sensitivity for earth
faults. However, certain faults may arise which can remain undetected by such schemes.
Any unbalanced fault condition will produce negative sequence current of some magnitude.
Therefore a negative phase sequence overcurrent element can operate for both phase to
phase and phase to earth faults.
Negative phase sequence overcurrent elements give greater sensitivity to resistive
phase to phase faults, where phase overcurrent elements may not operate.
Note: NPS overcurrent protection will not provide any system backup
protection for three phase faults since there is no negative sequence
current component for a three phase fault.
In certain applications, residual current may not be detected by an earth fault relay due
to the system configuration. For example, an earth fault relay applied on the delta side
of a delta-star transformer is unable to detect earth faults on the star side. However,
negative sequence current will be present on both sides of the transformer for any fault
condition, irrespective of the transformer configuration. Therefore, a negative phase
sequence overcurrent element may be used to provide time-delayed backup protection
for any uncleared asymmetrical faults downstream.
For rotating machines a large amount of negative phase sequence current can be a
dangerous condition for the machine due to its heating effect on the rotor. Therefore, a
negative phase sequence overcurrent element may be applied to provide backup
protection to the negative phase sequence thermal protection that is normally applied to
a rotating machine.
It may be required to simply alarm for the presence of negative phase sequence currents
on the system. Operators may then investigate the cause of the unbalance.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-71

AP
2.9.1 Setting guidelines for NPS overcurrent protection
Since the negative phase sequence overcurrent protection does not respond to balanced-
load or three-phase faults, negative sequence overcurrent relays may provide the desired
overcurrent protection. This is particularly applicable to Y grounded transformers where
only 58% of the secondary per unit phase-to-ground fault current appears in any one primary
phase conductor. Backup protection can be particularly difficult when the Y is impedance-
grounded.
2.9.1.1 Negative phase sequence current threshold
A negative sequence relay can be connected in the primary supply to the transformer and
set as sensitively as required to protect for secondary phase-to-ground or phase-to-phase
faults. This function will also provide better protection than the phase overcurrent function
for internal transformer faults. The NPS overcurrent protection should be set to coordinate
with the low-side phase and ground relays for phase-to-ground and phase-to-phase faults.
The current pickup threshold must also be set higher than the negative sequence current
because of unbalanced loads. This can be set practically at the commissioning stage,
making use of the relay measurement function to display the standing negative phase
sequence current, and setting at least 20% above this figure.
Where the negative phase sequence element is required to operate for specific uncleared
asymmetric faults, a precise threshold setting would have to be based on an individual fault
analysis for that particular system due to the complexities involved. However, to ensure
operation of the protection, the current pick-up setting must be set approximately 20% below
the lowest calculated negative phase sequence fault current contribution to a specific remote
fault condition.
Note: In practice, if the required fault study information is unavailable, the
setting must adhere to the minimum threshold previously outlined,
employing a suitable time delay for co-ordination with downstream
devices, this is vital to prevent unnecessary interruption of the supply
resulting from inadvertent operation of this element.
2.9.1.2 Time delay for the negative phase sequence overcurrent element
As stated above, correct setting of the time delay for this function is vital. It should also be
noted that this element is applied primarily to provide backup protection to other protective
devices, or to provide an alarm or used in conjunction with neutral voltage displacement
protection for interturn protection. Therefore in practice it would be associated with a long
time delay if used to provide backup protection or an alarm.
Where the protection is used for backup protection or as an alarm it must be ensured that
the time delay is set greater than the operating time of any other protective device
(at minimum fault level) on the system which may respond to unbalanced faults, such as:
Phase overcurrent elements
Earth fault elements
2.9.1.3 Directionalizing the negative phase sequence overcurrent element
Where negative phase sequence current may flow in either direction through a relay location,
such ring main systems, directional control of the element should be used.
Directionality is achieved by comparison of the angle between the negative phase sequence
voltage and the negative phase sequence current and the element may be selected to
operate in either the forward or reverse direction. A suitable relay characteristic angle
setting (2> Char Angle) is chosen to provide optimum performance. This setting should be
set equal to the phase angle of the negative sequence current with respect to the inverted
negative sequence voltage (V2), to be at the center of the directional characteristic.
The angle that occurs between V2 and I2 under fault conditions is directly dependent on the
negative sequence source impedance of the system. However, typical settings for the
element are as follows:
P64x/EN AP/A42 Application Notes

(AP) 6-72

MiCOM P642, P643, P645

AP
For a transmission system the RCA should be set equal to 60
For a distribution system the RCA should be set equal to 45
For the negative phase sequence directional elements to operate, the relay must detect a
polarizing voltage above a minimum threshold, I2> V2pol Set. This must be set in excess of
any steady state negative phase sequence voltage. This may be determined during the
commissioning stage by viewing the negative phase sequence measurements in the relay.
2.10 Undervoltage protection function (27)
Undervoltage conditions may occur on a power system for a variety of reasons, some of
which are outlined below:

Increased system loading. Generally, some corrective action would be taken by voltage
regulating equipment such as AVRs or On Load Tap Changers, to bring the system
voltage back to its nominal value. If the regulating equipment is unsuccessful in restoring
healthy system voltage, tripping with an undervoltage relay will be required following a
suitable time delay.
Faults occurring on the power system result in a reduction in voltage of the phases
involved in the fault. The proportion by which the voltage decreases is directly dependent
on the type of fault, method of system earthing and its location with respect to the relaying
point. Consequently, co-ordination with other voltage and current-based protection
devices is essential to achieve correct discrimination.

Complete loss of busbar voltage. This may occur due to fault conditions present on the
incomer or busbar itself, resulting in total isolation of the incoming power supply. For this
condition, it may be a requirement for each of the outgoing circuits to be isolated, so that
when supply voltage is restored, the load is not connected. Therefore the automatic
tripping of a feeder on detection of complete loss of voltage may be required. This may be
achieved by a three-phase undervoltage element.

Where outgoing feeders from a busbar are supplying induction motor loads, excessive
dips in the supply may cause the connected motors to stall, and should be tripped for
voltage reductions which last longer than a pre-determined time. Both the under and
overvoltage protection functions can be found in the relay menu Volt Protection. The
following table shows the undervoltage section of this menu along with the available
setting ranges and factory defaults.
2.10.1 Setting guidelines for undervoltage protection
The undervoltage protection is an optional feature within the P64x. It is available on request
of the three-phase VT input.
In the majority of applications, undervoltage protection is not required to operate during
system earth fault conditions. If this is the case, the element should be selected in the menu
to operate from a phase to phase voltage measurement, as this quantity is less affected by
single-phase voltage depressions due to earth faults.
The undervoltage protection can be set to operate from phase-phase or phase-neutral
voltage as selected by V< Measur't Mode. Single or three-phase operation can be selected
in V< Operate Mode. When Any Phase is selected, the element will operate if any phase
voltage falls below setting, when Three-phase is selected the element will operate when all
three-phase voltages are below the setting.
The voltage threshold setting for the undervoltage protection should be set at some value
below the voltage excursions that may be expected under normal system operating
conditions. This threshold is dependent on the system in question but typical healthy system
voltage excursions may be in the order of -10% of the nominal value.
Similar comments apply with regard to a time setting for this element, so the required time
delay is dependent on the time for which the system is able to withstand a depressed
voltage. If motor loads are connected, a typical time setting may be in the order of
0.5 seconds.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-73

AP
Stage 1 may be selected as either IDMT (for inverse time delayed operation), DT (for definite
time delayed operation) or Disabled, in the V<1 Function cell. Stage 2 is definite time only
and is Enabled or Disabled in the V<2 Status cell. The time delay (V<1 TMS for IDMT
curve; V<1 Time Delay, V<2 Time Delay for definite time) should be adjusted accordingly.
Stage 2 can be set as an alarm stage to warn the user of unusual voltage conditions so that
corrections can be made.
If only a single phase VT signal is available and the user requires an undervoltage alarm,
then the P643/5 (three-phase VT input required) may provide this alarm as long as the VTS
status is set to disable. Setting the VTS status to disable will prevent the Fast VTS Block
signal from blocking the undervoltage element. Relays with software version 02B and further
have the option of disabling the VTS status. Relays with software versions 01B and 01D do
not have this option. The V< Measur't Mode is set Phase-Neutral and the V< Operate Mode
is set Three Phase.
2.11 Overvoltage protection (59)
As previously discussed, undervoltage conditions are relatively common, as they are related
to fault conditions. However, overvoltage conditions are also a possibility and are generally
related to loss of load conditions. Under conditions of load rejection, the supply voltage will
increase in magnitude. This situation would normally be rectified by voltage regulating
equipment such as AVRs or on-load tap changers. However, failure of this equipment to
bring the system voltage back within prescribed limits leaves the system with an overvoltage
condition which must be cleared to preserve the life of the system insulation. Therefore
overvoltage protection that is suitably time-delayed to allow for normal regulator action may
be applied. Also, during earth fault conditions on a power system, there may be an increase
in the healthy phase voltages. Ideally the system should be designed to withstand such
overvoltages for a defined period.
Overvoltage protection prevents insulation damage due to excessive voltages. Some of the
causes of overvoltage at system frequency are listed below:
Sudden loss of load caused by the disconnection of a heavily loaded power line
Lightly loaded long transmission lines with high capacitance
Phase to earth faults in unearthed or high impedance earthed systems
Incorrect operation of a voltage regulator or wrong settings under manual voltage
Overspeed of generator when disconnected from the network and incorrect operation of
the machine AVR control
Transformers must not be subject to prolonged overvoltage because the insulation would be
damaged. For maximum efficiency they are operated near the knee of their saturation curve,
so at voltages above about 110% of rated, the exciting current becomes very high. A few
percent increase in voltage results in a very large increase in exciting current. These large
currents can destroy the unit if not reduced promptly. Protection against overvoltage is
seldom applied directly, but it is included in regulating and control devices for the power
system. On the other hand, overvoltage for generator-transformer units is more likely to
occur, therefore an overvoltage protection may be considered.
2.11.1 Setting guidelines for overvoltage protection
The overvoltage protection is an optional feature in the P64x. It is available on request of the
three-phase VT input.
The inclusion of the two stages and their respective operating characteristics allows a
number of possible applications:
Use of the IDMT characteristic gives the option of a longer time delay if the overvoltage
condition is only slight but results in a fast trip for a severe overvoltage. As the voltage
settings for both of the stages are independent, the second stage could then be set lower
than the first to provide a time delayed alarm stage if required.
P64x/EN AP/A42 Application Notes

(AP) 6-74

MiCOM P642, P643, P645

AP
Alternatively, if preferred, both stages could be set to definite time and configured to
provide the required alarm and trip stages.
If only one stage of overvoltage protection is required, or if the element is required to
provide an alarm only, the remaining stage may be disabled within the relay menu.
Stage 1 may be selected as either IDMT (for inverse time delayed operation), DT (for definite
time delayed operation) or Disabled, in the V>1 Function cell. Stage 2 has a definite time
delayed characteristic and is Enabled or Disabled in the V>2 Status cell. The time delay
(V>1 TMS for IDMT curve; V>1 Time Delay, V>2 Time Delay - for definite time) should be
selected accordingly.
The overvoltage protection can be set to operate from Phase-Phase or Phase-Neutral
voltage as selected by the V> Measurt Mode cell. Single or three-phase operation can be
selected in the V> Operate Mode cell. When Any Phase is selected the element will
operate if any phase voltage is above setting; when Three-phase is selected the element
will operate when all three-phase voltages are above the setting.
Transformers can typically withstand a 110% overvoltage condition continuously. The
withstand times for higher overvoltages should be declared by the transformer manufacturer.
To prevent operation during earth faults, the element should operate from the phase-phase
voltages. To achieve this V>1 Measurt Mode can be set to Phase-Phase with V>1
Operating Mode set to Three-phase. The overvoltage threshold V>1 Voltage Set should
typically be set to 100% - 120% of the nominal phase-phase voltage seen by the relay. The
time delay V>1 Time Delay should be set to prevent unwanted tripping of the delayed
overvoltage protection function due to transient over voltages that do not pose a risk to the
transformer. The typical delay to be applied would be 1s - 3s, with a longer delay being
applied for lower voltage threshold settings.
The second stage can be used to provide instantaneous high-set over voltage protection.
The typical threshold setting to be applied, V>2 Voltage Set, would be 130 - 150% of the
nominal phase-phase voltage seen by the relay, depending on transformer manufacturers
advice and the utilities practice. For instantaneous operation, the time delay, V>2 Time
Delay, should be set to 0 s.
If phase to neutral operation is selected, care must be taken to ensure that the element will
grade with other protections during earth faults, where the phase-neutral voltage can rise
significantly.
This type of protection must be coordinated with any other overvoltage relays at other
locations on the system. This should be carried out in a similar manner to that used for
grading current operated devices.
2.12 Residual overvoltage/neutral voltage displacement protection function (59N)
On a healthy three-phase power system, the addition of each of the three-phase to earth
voltages is nominally zero, as it is the vector addition of three balanced vectors at 120 to
one another. However, when an earth fault occurs on the primary system this balance is
upset and a residual voltage is produced.
In the P64x, the residual overvoltage is an optional feature. It is calculated by adding up the
three-phase voltage vectors corresponding to the optional three-phase voltage input. Hence,
a residual voltage element can be used to offer earth fault protection on such a system. This
condition causes a rise in the neutral voltage with respect to earth that is commonly referred
to as neutral voltage displacement or NVD.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-75

AP
2.12.1 Setting guidelines for residual overvoltage/neutral voltage displacement protection
Stage 1 may be selected as either IDMT (inverse time operating characteristic), DT (definite
time operating characteristic) or Disabled, in the VN>1 Function cell. Stage 2 operates with
a definite time characteristic and is Enabled or Disabled in the VN>2 Status cell. The time
delay. (VN>1 TMS for IDMT curve; V>1 Time Delay, V>2 Time Delay for definite time)
should be selected in accordance with normal relay coordination procedures to ensure
correct discrimination for system faults.
It must be ensured that the voltage setting of the element is set above any standing level of
residual voltage that is present on the system. A typical setting for residual overvoltage
protection is 5 V.
The second stage of protection can be used as an alarm stage on unearthed or very high
impedance earthed systems where the system can be operated for an appreciable time
under an earth fault condition.
2.13 Underfrequency protection (81U)
Generation and utilization need to be well balanced in any industrial, distribution or
transmission network. As load increases, the generation needs to be stepped up to maintain
frequency of the supply because there are many frequency-sensitive electrical apparatus
that can be damaged when network frequency departs from the allowed band for safe
operation. At times, when sudden overloads occur, the frequency drops at a rate decided by
the system inertia constant, magnitude of overload, system damping constant and various
other parameters. Unless corrective measures are taken at the appropriate time, frequency
decay can go beyond the point of no return and cause widespread network collapse. In a
wider scenario, this can result in Blackouts. To put the network back in healthy condition, a
considerable amount of time and effort is required to resynchronize and re-energize.
Protective relays that can detect a low frequency condition are generally used in such cases
to disconnect unimportant loads to save the network, by re-establishing the generation-load
equation. However, with such devices, the action is initiated only after the event and while
some salvaging of the situation can be achieved, this form of corrective action may not be
effective enough and cannot cope with sudden load increases, causing large frequency
decays in very short times. In such cases a device that can anticipate the severity of
frequency decay and act to disconnect loads before the frequency actually reaches
dangerously low levels, can become very effective in containing damage.
During severe disturbances, the frequency of the system oscillates as various generators try
to synchronize on to a common frequency. The measurement of instantaneous rate of
change of frequency can be misleading during such a disturbance. The frequency decay
needs to be monitored over a longer period of time to make the correct decision for load
shedding.
Normally, generators are rated for a lifetime operation in a particular band of frequency and
operation outside this band can cause mechanical damage to the turbine blades. Protection
against such contingencies is required when frequency does not improve even after load
shedding steps have been taken and can be used for operator alarms or turbine trips in case
of severe frequency decay.
While load shedding leads to an improvement in the system frequency, the disconnected
loads need to be reconnected after the system is stable again. Loads should only be
restored if the frequency remains stable for some period of time, but minor frequency
excursions can be ignored during this time period. The number of load restoration steps are
normally less than the load shedding steps to reduce repeated disturbances while restoring
load.
Four independent definite time-delayed stages of underfrequency protection are offered.
P64x/EN AP/A42 Application Notes

(AP) 6-76

MiCOM P642, P643, P645

AP
2.13.1 Setting guidelines for underfrequency protection
To minimize the effects of underfrequency on a system, a multi stage load shedding scheme
may be used with the plant loads prioritized and grouped. During an underfrequency
condition, the load groups are disconnected sequentially depending on the level of
underfrequency, with the highest priority group being the last one to be disconnected.
The effectiveness of each stage of load shedding depends on what proportion of the power
deficiency it represents. If the load shedding stage is too small compared to the prevailing
generation deficiency, the improvement in frequency may be non-existent. This aspect
should be taken into account when forming the load groups.
Time delays should be sufficient to override any transient dips in frequency, as well as to
provide time for the frequency controls in the system to respond. This should be balanced
against the system survival requirement since excessive time delays may cause the system
stability to be in jeopardy. Time delay settings of 5 to 20 s are typical.
Each stage of under frequency protection may be selected as Enabled or Disabled in the
F<x Status cells. The frequency pickup setting, F<x Setting, and time delays,
F<x Time Delay, for each stage should be selected accordingly.
The protection function should be set so that declared frequency-time limits for the
generating set are not infringed. Typically, a 10% under frequency condition should be
continuously sustainable.
The P64x under frequency protection function could be used to initiate local system load
shedding when required. Four stages under frequency/load shedding can be provided.
2.14 Overfrequency protection function (81O)
Over frequency running of a generator arises when the mechanical power input to the
machine exceeds the electrical output. This could happen, for instance, when there is a
sudden loss of load due to tripping of an outgoing feeder from the plant to a load centre.
Under such over speed conditions, the governor should respond quickly to obtain a balance
between the mechanical input and electrical output, thereby restoring normal frequency.
Over frequency protection is required as a backup to cater for slow response of frequency
control equipment.
Two independent time-delayed stages of overfrequency protection are provided in the P64x.
2.14.1 Setting guidelines for overfrequency protection
Following faults on the network, or other operational requirements, it is possible that various
subsystems will be formed within the power network and it is likely that each of these
subsystems will suffer from a generation to load imbalance. The islands where generation
exceeds the existing load will be subject to over frequency conditions, the level of frequency
being a function of the percentage of excess generation. Severe over frequency conditions
may be unacceptable to many industrial loads, since running speeds of motors will be
affected. The overfrequency element of the P64x can be suitably set to sense this
contingency.
The settings for the overfrequency element depend on the maximum frequency that the
equipment can tolerate for a given period of time.
Each stage of overfrequency protection may be selected as Enabled or Disabled in the
F>x Status cells. The frequency pickup setting F>x Setting and time delays
F>x Time Delay for each stage should be selected accordingly.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-77

AP
2.15 Circuit breaker fail protection (CBF)
Following inception of a fault one or more main protection devices will operate and issue a
trip output to the circuit breaker(s) associated with the faulted circuit. Operation of the circuit
breaker is essential to isolate the fault, and prevent damage / further damage to the power
system. For transmission/sub-transmission systems, slow fault clearance can also threaten
system stability. It is therefore common practice to install circuit breaker failure protection,
which monitors that the circuit breaker has opened within a reasonable time. If the fault
current has not been interrupted following a set time delay from circuit breaker trip initiation,
breaker failure protection (CBF) will operate.
CBF operation can be used to backtrip upstream circuit breakers to ensure that the fault is
isolated correctly. CBF operation can also reset all start output contacts, ensuring that any
blocks asserted on upstream protection are removed.
2.15.1 Reset mechanisms for breaker fail timers
It is common practice to use low set undercurrent elements in protection relays to indicate
that circuit breaker poles have interrupted the fault or load current, as required. This covers
the following situations:
Where circuit breaker auxiliary contacts are defective, or cannot be relied on to
definitely indicate that the breaker has tripped.
Where a circuit breaker has started to open but has become jammed. This may result in
continued arcing at the primary contacts, with an additional arcing resistance in the fault
current path. Should this resistance severely limit fault current, the initiating protection
element may reset. Therefore reset of the element may not give a reliable indication that
the circuit breaker has opened fully.
For any protection function requiring current to operate, the relay uses operation of
undercurrent elements (<) to detect that the necessary circuit breaker poles have tripped
and reset the CB fail timers. However, the undercurrent elements may not be reliable
methods of resetting circuit breaker fail in all applications. For example:
Where non-current operated protection, such as under/overvoltage or
under/overfrequency, derives measurements from a line connected voltage transformer.
Here, < only gives a reliable reset method if the protected circuit would always have
load current flowing. Detecting drop-off of the initiating protection element might be a
more reliable method.
Where non-current operated protection, such as under/overvoltage or
under/overfrequency, derives measurements from a busbar connected voltage
transformer. Again using < would rely on the feeder normally being loaded. Also,
tripping the circuit breaker may not remove the initiating condition from the busbar, so
drop-off of the protection element may not occur. In such cases, the position of the
circuit breaker auxiliary contacts may give the best reset method.
P64x/EN AP/A42 Application Notes

(AP) 6-78

MiCOM P642, P643, P645

AP
2.15.2 Setting guidelines for circuit breaker failure protection
2.15.2.1 Breaker fail timer settings
Typical timer settings to use are as follows:
CB fail reset mechanism tBF time delay
Typical delay for 2 cycle
circuit breaker
Initiating element reset
CB interrupting time +
element reset time (max.) +
error in tBF timer + safety
margin
50 + 50 + 10 + 50 = 160 ms
CB open
CB auxiliary contacts
opening/ closing time (max.) +
error in tBF timer + safety
margin
50 + 10 + 50 = 110 ms
Undercurrent elements
CB interrupting time +
undercurrent element (max.)
+ safety margin operating
time
50 + 25 + 50 = 125 ms
Note: All CB Fail resetting involves the operation of the undercurrent
elements. Where element reset or CB open resetting is used the
undercurrent time setting should still be used if this proves to be the
worst case.
The examples above consider direct tripping of a 2-cycle circuit breaker.
Note: Where auxiliary tripping relays are used, an additional 10 to 15 ms
must be added to allow for trip relay operation.
2.15.2.2 Breaker fail undercurrent settings
The phase undercurrent settings (<) must be set less than load current, to ensure that <
operation indicates that the circuit breaker pole is open. A typical setting for overhead line or
cable circuits is 20% n, with 5% n common for generator circuit breaker CBF.
2.16 Resistive temperature device (RTD) thermal protection
Prolonged overloading of transformers may cause their windings to overheat, resulting in
premature ageing of the insulation, or in extreme cases, insulation failure. To protect against
any general or localized overheating, the P642/3//5 relay has the ability to accept inputs from
up to 10 - 3 wire Type A PT100 resistive temperature sensing devices (RTD).
Such probes can be strategically placed in areas of the equipment that are susceptible to
overheating or heat damage. This could protect against winding hot spot overheating or
overtemperature in the bulk of the insulating oil.
Typically a PT100 RTD probe can measure temperature within the range 40 to +300C.
The resistance of these devices changes with temperature, at 0C they have a resistance of
100. The temperature at each probe location can be determined by the relay, and is
available for:
Temperature monitoring, displayed locally, or remotely using the relay communications
Alarming, should a temperature threshold be exceeded for longer than a set time delay
Tripping, should a temperature threshold be exceeded for longer than a set time delay
Should the measured resistance be outside of the permitted range, an RTD failure alarm will
be raised, indicating an open or short circuit RTD input.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-79

AP
Note: Direct temperature measurement can provide more reliable thermal
protection than devices that use a thermal replica energized from
phase current. The latter is susceptible to inaccuracies in time
constants used by the replica model, and also inaccuracies due to the
variation in ambient temperature.
See the Installation chapter P64x/EN IN, for recommendations on RTD connections and
cables.
2.16.1 Setting guidelines for RTD thermal protection
Each RTD can be enabled by setting the relevant bit in Select RTD. For example if
Select RTD is set to 0000000111, then RTD1, RTD2 and RTD3 would be enabled and the
associated settings would be visible in the menu.
The temperature setting for the alarm stage for each RTD can be set in the
RTD x Alarm Set cells and the alarm time delay in the RTD x Alarm Dly cell.
The temperature setting for the trip stage for each RTD can be set in the RTD x Trip Set
cells and the trip stage time delay in the RTD x Trip Dly cell.
Typical operating temperatures for protected plant are given in the table below. These are
provided as a guide, actual figures MUST be obtained from the equipment manufacturers:
Parameter Typical service temperature
Short term overloading at
full load
Bearing
temperature
generators
60 - 80C, depending on the type of
bearing.
60 - 80C+
Top oil
temperature of
transformers
80C (50 - 60C above ambient).
A temperature gradient from
winding temperature is usually
assumed, so that top oil RTDs
can provide winding protection
Winding hot spot
temperature
98C for normal ageing of insulation. 140C+ during emergencies
Table showing typical operating temperatures of plant.
2.17 Thermal overload protection (49)
Transformer overheating can be caused due to failures of the cooling system, external faults
that are not clear promptly, overload and abnormal system conditions. These abnormal
conditions include low frequency, high voltage, non-sinusoidal load current, or phase-voltage
unbalance.
Overheating shortens the life of the transformer insulation in proportion to the duration and
magnitude of the high temperature. Overheating can generate gases that could result in
electrical failure. Furthermore, excessive temperature may result in an immediate insulation
failure. Also, the transformer coolant may be heated above its flash temperature, therefore a
fire can be caused.
Results suggest that the life of insulation is approximately halved for each 10C rise in
temperature above the rated value. However, the life of insulation is not wholly dependent
on the rise in temperature but on the time the insulation is maintained at this elevated
temperature. Due to the relatively large heat storage capacity of a transformer, infrequent
overloads of short duration may not damage it. However, sustained overloads of a few
percent may result in premature ageing and failure of insulation.
The thermal overload protection in the P64x is based on IEEE Standard C57.91-1995.
Thermal overload trip can be based on hot spot temperature,
H
, or top oil temperature,
TO
.
Top oil temperature can be calculated or can be measured directly when either CLIO or RTD
are available. Hot spot temperature is only calculated.
P64x/EN AP/A42 Application Notes

(AP) 6-80

MiCOM P642, P643, P645

AP
It is important to consider ambient temperature to determine the load capability of a
transformer. The ambient temperature is the temperature of the air in contact with the
transformers radiators. To determine the operating temperature, the temperature rise due to
load is added to the ambient temperature. IEEE Standard C57.91-1995 states that
transformer ratings are based on 24 hour average ambient temperature of 30C. If the
ambient temperature can be measured, then it should be averaged over a 24 hour period. In
the P64x relays, the ambient temperature,
A
, can be measured directly or an average value
can be set by the user.
The simplest application of overload protection employs I
2
t characteristic. Time constants
such as the winding time constant at hot spot location,
W
, and top oil rise time constant,
TO
,
are set, so that the thermal model can follow the correct exponential heating and cooling
profile, replicating the winding hotspot temperature. Transformer loads are becoming
increasingly non-linear; hence, the P64x uses rms current values to replicate the winding
hotspot temperature.
2.17.1 Setting guidelines
The following tables are examples of the thermal data given by the transformer
manufacturer. This data is required to set the thermal overload function.
Thermal characteristic
735 MVA 300 kV +7% to -18% / 23kV ODWF cooled generator transformer
No load losses (core losses) 340 kW
Load losses at nominal tap 1580 kW
Load losses at maximum current tap 1963 kW
Oil time constant 2.15 hr
Oil exponent 1.0
Top oil rise over ambient temperature at rated load 33.4 K
Winding time constant at hot spot location 14 mins
Winding hottest spot rise over top oil temperature at rated load 30.2 K
Winding exponent 2.0
Note: OD (oil directed) indicates that oil from heat exchangers (radiators) is
forced to flow through the windings. WF states that the oil is
externally cooled by pumped water.
Thermal characteristic
600 MVA 432/23.5 kV ODWF cooled generator transformer
No load losses (core losses) 237 kW
Load losses at nominal tap 1423 kW
Load losses at maximum current tap 1676 kW
Oil time constant 2.2 hr
Oil exponent 1.0
Top oil rise over ambient temperature at rated load 46.6 K
Winding time constant at hot spot location 9 mins
Winding hottest spot rise over top oil temperature at rated load 33.1K
Winding exponent 2.0

Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-81

AP
Thermal characteristic
IEC60354 figures based on medium-large power transformers OD cooled
Oil time constant 1.5 hr
Oil exponent 1.0
Top oil rise over ambient temperature at rated load 49 K
Winding time constant at hot spot location 5-10 mins
Winding hottest spot rise over top oil temperature at rated load 29 K
Winding exponent 2.0
The monitor winding can be set either to HV, LV, TV or biased current. It is recommended to
set it to biased current so an overall thermal condition of the transformer is provided. The
ambient temperature can be set to average (average ambient temperatures covers 24 hour
time periods), or it can be measured directly using a CLI or RTD input. Top oil temperature
may be set as calculated or measured. IB is the load in pu, and it is recommended to set it
at rated load, of 1.0 pu. The following parameters should be provided by the transformer
manufacturer:
The ratio of load loss at rated load to no load loss (Rated NoLoadLoss). For example, if
the no load losses are 340 kW and load losses at rated are 1580 kW, the rated
NoLoadLoss is 1580/340 = 4.6.
The losses in a transformer are shown in the following diagram:
Losses of a
Transformer
Load
Losses
No-Load
Losses
Apparent
Losses
Core Losses
(iron losses)
Copper
Losses
Stray
Losses
Hysteresis Losses
Eddy-Current Losses
Losses of a
Transformer
Load
Losses
No-Load
Losses
Apparent
Losses
Core Losses
(iron losses)
Copper
Losses
Stray
Losses
Hysteresis Losses
Eddy-Current Losses

Figure 49 Transformer losses
No-load losses are mainly iron losses. The loss that is due to the magnetizing current in the
primary winding is called the apparent loss. The flow of the magnetizing current through the
resistance of the winding does create a real I
2
R loss and voltage drop, although both are
generally quite small. Time-varying fluxes produce losses in ferromagnetic materials, known
as core losses. These iron losses are divided into hysteresis losses and eddy-current
losses.
The sum of copper losses and the stray losses is called the load losses. Cooper losses are
due to the flow of load currents through the primary and secondary windings. They are
equal to I
2
R, and they heat up the wires and cause voltage drops. Stray losses are due to
the stray capacitance and leakage inductance. Stray capacitance exists between turns,
between one winding and another, and between windings and the core.
P64x/EN AP/A42 Application Notes

(AP) 6-82

MiCOM P642, P643, P645

AP
Winding hottest-spot rise over top oil at rated load (Hot Spot overtop)
Top oil rise over ambient temperature at rated load (Top Oil overamb). It can also be
determined by actual test per IEEE Std. C57.12.90-1993.
Winding exponent (Winding exp m) and oil exponent (Oil exp n)
As indicated in the IEEE Std. C57.91-1995, the following are suggested winding and oil
exponents.
Type of cooling m (winding exponent) n ( oil exponent)
OA 0.8 0.8
FA 0.8 0.9
Non-directed FOA or FOW 0.8 0.9
Directed FOA or FOW 1.0 1.0
ONAN or OA stands for Oil/Air: the cooling system transfers heat using oil to air without
using pumps or fans. ONAF or FA stands for Forced Air: the cooling is aided by fans, but
without any pumps to circulate the oil. With both of these systems the oil circulates through
the radiators or heat exchangers by normal convection only. OFAF or FOA stands for
Forced Oil and Air: the cooling system uses both pumps and fans to cool the oil. OFWF or
FOW stands for Forced Oil and Water: the heat exchanger is water-cooled and does not
have the typical radiator configuration. The cooler is normally a chamber with many tubes
inside where the oil and water exchange heat energy. In non-directed flow transformers, the
pumped oil flows freely through the tank. In directed flow transformers, the pumped oil is
forced to flow through the windings.
These exponents are empirically derived and are required to calculate the variation of H
and
TO
with load changes. The value of m has been selected for each mode of cooling to
approximately account for effects of changes in resistance and off viscosity with changes in
load. The value of n has been selected for each mode of cooling to approximately account
for effects of change in resistance with change in load.
Winding time constant at hot spot location (Hot spot rise co). It may also be estimated
from the resistance cooling curve during thermal tests.
Oil time constant (Top oil rise co)
The P64x has up to three hot spot stages and up to three top oil stages. The tripping signal,
Top Oil T>x Trip, is asserted when the top oil (measured or calculated) temperature is above
the setting, Top Oil>x Set, and the time delay, tTop Oil>x Set has elapsed. Also, the
tripping signal, Hot Spot>x Trip, is asserted when the hottest-spot (calculated only)
temperature is above the setting, Hot Spot>x Set, and the time delay, tHot Spot>x Set has
elapsed.
When setting the hot spot and top oil stages take into consideration the suggested
temperature limits (IEEE Std. C57.91-1995):
Suggested limits of temperature for loading above nameplate distribution
transformers with 65C rise
Top oil temperature 120C
Hot spot conductor temperature 200C
Suggested limits of temperature for loading above nameplate power transformers
with 65C rise (refer to IEEE Std. C57.91-1995 to consider the four types of loading)
Top oil temperature 110C
Hot spot conductor temperature 180C
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-83

AP
2.18 Loss of life
As stated in IEEE Std. C57.91-1995, aging of insulation is a time function of temperature,
moisture and oxygen content. The moisture and oxygen contributions to insulation
deterioration are minimized due to modern oil preservation systems. Therefore, temperature
is the key parameter in insulation ageing. Temperature distribution is not uniform; the part
with the highest temperature undergoes the greatest deterioration. Therefore the hottest
spot temperature is considered in loss of life calculations.
2.18.1 Setting guidelines
Set the life hours at reference hottest spot temperature. According to IEEE Std. C57.91-
1995, the normal insulation life at the reference temperature in hours or years must be
arbitrarily defined. The following table extracted from IEEE Std. C57.91-1995 gives values of
normal insulation life for a well-dried, oxygen-free 65C average winding temperature rise
insulation system at the reference temperature of 110C.
Normal insulation life Basis
Hours Years
50% retained tensile strength of insulation
(former IEEE Std C57.92-1981 criterion)
65000 7.42
25% retained tensile strength of insulation 135000 15.41
200 retained degree of polimerisation in
insulation
150000 17.12
Interpretation of distribution transformer
functional life test data (former IEEE Std.
C57.91-1981)
180000 20.55
NOTES:
Tensile strength or degree of polymerization (D.P.) retention values were determined by
sealed tube aging on well-dried insulation samples in oxygen-free oil.
Refer to I.2 in annex I of the IEEE Std. C57.91-1995 for discussion of the effect of higher
values of water and oxygen and also for the discussion on the basis given above.
The Designed HS temp should be set to 110C if the transformer is rated 65C average
winding rise. If the transformer is rated 55C average winding rise, set the Designed HS
temp to 95C.
As recommended by IEEE Std. C57.91-1995, the Constant B Set should be set to 15000
based on modern experimental data.
If the ageing acceleration factor calculated by the relay is greater than the setting FAA> Set
and the time delay tFAA> Set has elapsed, the FAA alarm (DDB 479) would be activated.
If the loss of life calculated by the relay is greater than the setting LOL>1 Set and the time
delay tLOL> Set has elapsed, the LOL alarm (DDB 480) would be activated.
The following is an example on how to set the loss of life function. Consider a new 65C
average winding rise rated transformer whose life hours at designed hottest spot
temperature is 180,000 hrs. As a result, Life Hours at HS is set to 180,000, and the
Designed HS temp is set to 110.0C. The Constant B Set is 15,000 as recommended by
IEEE from experimental data. The aging acceleration factor takes into consideration the
constant B and the hottest spot temperature calculated by the thermal function. For a
distribution transformer, IEEE suggests 200C as the limit for the hottest spot temperature
(refer to the thermal overload function to determine the hottest spot temperature for a power
transformer). The aging acceleration factor alarm may be asserted when 70% of the 200C
is reached. The aging acceleration factor is calculated as follows:
2 . 17 e e FAA
273 200 7 . 0
B
383
B
273 tempt spot hottest
B
383
B
= = =


P64x/EN AP/A42 Application Notes

(AP) 6-84

MiCOM P642, P643, P645

AP
Therefore FAA>set is 17.2. The tFAA> Set may be set to 10.00 min. The LOL>1 Set may
be set to 115,000 hrs, if it is considered that the transformer has 65,000 hrs left (Life Hours
at HS hours left = 180,000 65,000 = 115,000 hrs). The tLOL> Set may be set to 10.00
min. Finally the Reset Life Hours setting determines the value of the LOL measurement
once the Reset LOL command is executed. The default value is zero because considering a
new transformer, after testing the thermal function in the P64x, the LOL measurement should
be reset to zero.
Certain tests should be performed to determine the age of an old transformer. Advice from
the transformer manufacturer should be requested.
2.19 Through Fault Monitoring
According to IEEE Std C57.109-1993(R2008), mechanical effects are more significant than
thermal effects for fault-current magnitudes near the design capability of the transformer.
However, at fault-current magnitudes close to the overload range, mechanical effects are
less important unless the frequency of fault occurrence is high. Note that mechanical effects
are more important in large kVA transformers. The maximum duration limit for the worst
case of mechanical duty is 2 s.
The IEEE Std C57.109-1993(R2008) indicates that the transformer categories are as follows:
Transformer Categories
Category Single phase (kVA) Three-phase (kVA)
I 5 to 500 15 to 500
II 501 to 1667 501 to 5000
III 1668 to 10000 5001 to 30000
IV Above 10000 Above 30000
Category I and II transformer maximum through fault current only considers the transformer
short-circuit impedance. Category III and IV transformer maximum through fault current
considers the transformer short-circuit impedance and the system short-circuit impedance at
the transformer location. The short-circuit impedances are expressed in percent on the
transformer rated voltage and rated base kVA.
The P64x through fault monitoring element can monitor the HV, the LV or the TV winding. In
three winding applications, monitor the winding through which the highest current would flow
during an external fault. Fault studies are required to determine the maximum through fault
current and which winding carries the most current. For example, consider the
autotransformer shown in Figure 20. Consider that an equivalent source and load are
connected to the 230 kV terminal. Also an equivalent source and load are connected to the
115 kV terminal and only the load is connected to the 13.8 kV terminal. An external fault on
the 230 kV side would be fed by the source on the 115 kV side. Therefore, the current would
mainly flow from the 115 kV side to the 230 kV side. If the external fault occurs on the
115kV side, the through fault current would flow from the 230 kV side to the 115 kV side. If
an external fault occurs on the 13.8 kV side, the through fault current would flow from the
230 kV and 115 kV sides to the 13.8 kV side. The source and transformer impedances
determine the fault current level. Monitor the winding through which the maximum through
fault current flows.
Set the TF I> Trigger above the maximum overload. According to IEEE Std. C57.109-1993,
values of 3.5 or less times normal base current may result from overloads instead of faults.
TF I> may be set to 3.85 pu. If the monitored current is above this level and no differential
element has started, then the I
2
t is calculated.
To set the TF I
2
t> Trigger, consider the maximum through fault current and the maximum
time duration. The maximum through fault current may be determined as 1/X, where X is the
transformer impedance. This approximation is valid when the source is strong, so that its
impedance is small compared to the transformer impedance. If the transformer has an
impedance of 10%, the maximum through fault current may be calculated as
1/X = 1/0.1 = 10 pu. Set TF I
2
t> Trigger to (10)
2
= 100 pu. Therefore, if 10 pu flow through
the transformer for 2 s, a through fault alarm is issued.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-85

AP
2.20 Current loop inputs and outputs
2.20.1 Current loop inputs
Four analog (or current loop) inputs are provided for transducers with ranges of 0 to 1 mA,
0 to 10 mA, 0 to 20 mA or 4 to 20 mA. The analog inputs can be used for various
transducers such as vibration monitors, tachometers and pressure transducers. Associated
with each input there are two protection stages, one for alarm and one for trip. Each stage
can be individually enabled or disabled and each stage has a definite time delay setting.
The Alarm and Trip stages can be set for operation when the input value falls below the
Alarm/Trip threshold Under or when the input current is above the input value Over.
Power-on diagnostics and continuous self-checking are provided for the hardware
associated with the current loop inputs.
For the 4 to 20 mA input range, a current level below 4 mA indicates that there is a fault with
the transducer or the wiring. An instantaneous under current alarm element is available, with
a setting range from 0 to 4 mA. This element controls an output signal (CLI1/2/3/4 I< Fail
Alm, DDB 461-464) which can be mapped to a user defined alarm if required.
2.20.2 Setting guidelines for current loop inputs
For each analog input, the user can define the following:
The current input range: 0 1 mA, 0 10 mA, 0 20 mA, 4 20 mA
The analog input function and unit, this is in the form of a 16-character input label
Analog input minimum value (setting range from 9999 to 9999)
Analog input maximum value (setting range from 9999 to 9999)
Alarm threshold, range within the maximum and minimum set values
Alarm function - over or under
Alarm delay
Trip threshold, range within maximum and minimum set values
Trip function - over or under
Trip delay
Each current loop input can be selected as Enabled or Disabled as can the Alarm and Trip
stage of each of the current loop input. The Alarm and Trip stages can be set for operation
when the input value falls below the Alarm/Trip threshold Under or when the input current is
above the input value Over depending on the application. One of four types of analog
inputs can be selected for transducers with ranges of 0 to 1 mA, 0 to 10 mA, 0 to 20 mA or
4 to 20 mA.
The Maximum and Minimum settings allow the user to enter the range of physical or
electrical quantities measured by the transducer. The settings are unit-less; however, the
user can enter the transducer function and the unit of the measurement using the 16-
character user defined CLI Input Label. For example, if the analog input is used to monitor a
power measuring transducer, the appropriate text could be Active Power (MW).
The alarm and trip threshold settings should be set within the range of physical or electrical
quantities defined by the user. The relay will convert the current input value into its
corresponding transducer measuring value for the protection calculation.
For example if the CLI Minimum is 1000 and the CLI Maximum is 1000 for a 0 to 10 mA
input, an input current of 10 mA is equivalent to a measurement value of 1000, 5 mA is 0 and
1 mA is 800. If the CLI Minimum is 1000 and the CLI Maximum is -1000 for a 0 to 10 mA
input, an input current of 10 mA is equivalent to a measurement value of 1000, 5 mA is 0
and 1 mA is 800. These values are available for display in the CLIO Input 1/2/3/4 cells in
the MEASUREMENTS 3 menu. The top line shows the CLI Input Label and the bottom line
shows the measurement value.
P64x/EN AP/A42 Application Notes

(AP) 6-86

MiCOM P642, P643, P645

AP
2.20.3 Current loop outputs
Four analog current outputs are provided with ranges of 0 to 1 mA, 0 to 10 mA, 0 to 20 mA
or 4 to 20 mA, which can alleviate the need for separate transducers. These may be used to
feed standard moving coil ammeters for analog indication of certain measured quantities or
into a SCADA using an existing analog RTU.
The outputs can be assigned to any of the following relay measurements:
Magnitudes of IA, IB, IC of every CT input
Magnitudes of IA, IB, IC at HV, LV and TV sides of the transformer
Magnitudes of IN Measured and IN Derived of every winding
Magnitudes of I1, I2, I0 at HV, LV and TV sides of the transformer
Magnitudes of VAB, VBC, VCA, VAN, VBN, VCN, VN Measured, VN Derived
Magnitude of Vx
VAN RMS, VBN RMS, VCN RMS
Frequency
CL Inputs 1-4
RTD 1-10
The user can set the measuring range for each analog output. The range limits are defined
by the Maximum and Minimum settings. This allows the user to zoom in and monitor a
restricted range of the measurements with the desired resolution. For voltage, current
quantities, these settings can be set in either primary or secondary quantities, depending on
the CLO1/2/3/4 Set Values then Primary or Secondary setting associated with each
current loop output.
Power-on diagnostics and continuous self-checking are provided for the hardware
associated with the current loop outputs.
2.20.4 Setting guidelines for current loop outputs
Each current loop output can be selected as Enabled or Disabled. One of four types of
analog output can be selected for transducers with ranges of 0 to 1 mA, 0 to 10 mA, 0 to
20 mA or 4 to 20 mA. The 4 to 20 mA range is often used so that an output current is still
present when the measured value falls to zero. This is to give a fail safe indication and may
be used to distinguish between the analog transducer output becoming faulty and the
measurement falling to zero.
The Maximum and Minimum settings allow the user to enter the measuring range for each
analog output. The range, step size and unit corresponding to the selected parameter is
shown in the table in the Operations chapter, P64x/EN OP. This allows the user to zoom in
and monitor a restricted range of the measurements with the desired resolution.
For voltage, current and power quantities, these settings can be set in either primary or
secondary quantities, depending on the CLO1/2/3/4 Set Values then Primary or Secondary
setting associated with each current loop output.
The relationship of the output current to the value of the measurand is of vital importance
and needs careful consideration. Any receiving equipment must, of course, be used within
its rating but, if possible, some kind of standard should be established.
One of the objectives must be to have the capability to monitor the voltage over a range of
values, so an upper limit must be selected, typically 120%. However, this may lead to
difficulties in scaling an instrument.
The same considerations apply to current transducers outputs and with added complexity to
watt transducers outputs, where both the voltage and current transformer ratios must be
taken into account.
Some of these difficulties do not need to be considered if the transducer is only feeding, for
example, a SCADA outstation. Any equipment which can be programmed to apply a scaling
factor to each input individually can accommodate most signals. The main consideration will
be to ensure that the transducer is capable of providing a signal right up to the full-scale
value of the input, that is, it does not saturate at the highest expected value of the
measurand.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-87

AP
3. APPLICATION OF NON-PROTECTION FUNCTIONS
3.1 VT supervision
The voltage transformer supervision (VTS) feature is used to detect failure of the ac voltage
inputs to the relay. This may be caused by internal voltage transformer faults, overloading,
or faults on the interconnecting wiring to relays. This usually results in one or more VT fuses
blowing. Following a failure of the ac voltage input there would be a misrepresentation of the
phase voltages on the power system, as measured by the relay, which may result in
mal-operation.
The VTS logic in the relay is designed to detect the voltage failure, and automatically adjust
the configuration of protection elements whose stability would otherwise be compromised. A
time-delayed alarm output is also available.
There are three main aspects to consider regarding the failure of the VT supply:
Loss of one or two phase voltages
Loss of all three phase voltages under load conditions
Absence of three phase voltages on line energization
3.1.1 Loss of one or two phase voltages
The VTS feature within the relay operates on detection of negative phase sequence (nps)
voltage without the presence of negative phase sequence current. This gives operation for
the loss of one or two phase voltages. Stability of the VTS function is assured during system
fault conditions, by the presence of nps current. The use of negative sequence quantities
ensures correct operation even where three-limb or V connected VTs are used.
Negative Sequence VTS Element:
The negative sequence thresholds used by the element are V2 = 10 V and 2 = 0.05 to 0.5 n
settable (defaulted to 0.05 n).
3.1.2 Loss of all three phase voltages under load conditions
Under the loss of all three phase voltages to the relay, there will be no negative phase
sequence quantities present to operate the VTS function. However, under such
circumstances, a collapse of the three phase voltages will occur. If this is detected without a
corresponding change in any of the phase current signals (which would be indicative of a
fault), a VTS condition will be raised. In practice, the relay detects the presence of
superimposed current signals, which are changes in the current applied to the relay. These
signals are generated by comparison of the present value of the current with that exactly one
cycle previously. Under normal load conditions, the value of superimposed current should
therefore be zero. Under a fault condition a superimposed current signal will be generated
which will prevent operation of the VTS.
The phase voltage level detectors are fixed and will drop off at 10 V and pickup at 30 V.
The sensitivity of the superimposed current elements is fixed at 0.1 n.
P64x/EN AP/A42 Application Notes

(AP) 6-88

MiCOM P642, P643, P645

AP
3.1.3 Absence of three phase voltages on line energization
If a VT were inadvertently left isolated prior to line energization, incorrect operation of voltage
dependent elements could result. The previous VTS element detected three phase VT
failure by absence of all three phase voltages with no corresponding change in current. On
line energization there will, however, be a change in current (as a result of load or line
charging current for example). An alternative method of detecting 3-phase VT failure is
therefore required on line energization.
The absence of measured voltage on all three phases on line energization can be as a result
of two conditions. The first is a 3-phase VT failure and the second is a close up three phase
fault. The first condition would require blocking of the voltage dependent function and the
second would require tripping. To differentiate between these two conditions an overcurrent
level detector VTS > Inhibit is used which will prevent a VTS block from being issued if it
operates. This element should be set in excess of any non-fault based currents on line
energization (load, line charging current, transformer inrush current if applicable) but below
the level of current produced by a close up 3-phase fault. If the line is now closed where a
3-phase VT failure is present the overcurrent detector will not operate and a VTS block will
be applied. Closing onto a three phase fault will result in operation of the overcurrent
detector and prevent a VTS block being applied.
This logic will only be enabled during a live line condition (as indicated by the relays pole
dead logic) to prevent operation under dead system conditions, where no voltage will be
present and the VTS > Inhibit overcurrent element will not be picked up.
3.1.4 Setting the VT supervision element
The relay may respond as follows, on operation of any VTS element:
VTS set to provide alarm indication only;
Optional blocking of voltage dependent protection elements;
Optional conversion of directional overcurrent elements to non-directional protection
(available when set to Blocking mode only). These settings are found in the Function
Links cell of the overcurrent protection.
A VTS indication will be given after the VTS Time Delay has expired. In the case where the
VTS is set to indicate only the relay may potentially maloperate, depending on which
protection elements are enabled. In this case the VTS indication will be given prior to the
VTS time delay expiring if a trip signal is given.
Where a miniature circuit breaker (MCB) is used to protect the voltage transformer ac output
circuits, it is common to use MCB auxiliary contacts to indicate a three phase output
disconnection. It is possible for the VTS logic to operate correctly without this input.
However, this facility has been provided for compatibility with various utilities current
practices. Energizing an opto-isolated input assigned to MCB/VTS (DDB 874) on the relay
will therefore provide the necessary block.
Where directional overcurrent elements are converted to non-directional protection on VTS
operation, it must be ensured that the current pick-up setting of these elements is higher
than full load current.
The VTS > Inhibit or VTS 2> Inhibit elements are used to override a VTS block in event of
a fault occurring on the system which could trigger the VTS logic. Once the VTS block has
been established, however, then it would be undesirable for subsequent system faults to
override the block. Therefore the VTS block will be latched after a user settable time delay
VTS Time Delay. Once the signal has latched the resetting method is determined by a menu
setting Manual or Auto. The first is manually using the front panel interface (or remote
communications) provided the VTS condition has been removed. The second method is
automatically when VTS Reset Mode is set to Auto mode, provided the VTS condition has
been removed and the three phase voltages have been restored above the phase level
detector settings for more than 240 ms.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-89

AP
The VTS > Inhibit overcurrent setting is used to inhibit the voltage transformer supervision in
the event of a loss of all three phase voltages caused by a close up 3-phase fault occurring
on the system following closure of the CB to energize the line. This element should be set in
excess of any non-fault based currents on line energization (load, line charging current,
transformer inrush current if applicable) but below the level of current produced by a close up
3-phase fault.
This VTS 2> Inhibit NPS overcurrent setting is used to inhibit the voltage transformer
supervision in the event of a fault occurring on the system with negative sequence current
above this setting. The NPS current pick-up threshold must be set higher than the negative
phase sequence current due to the maximum normal load unbalance on the system. This
can be set practically at the commissioning stage, making use of the relay measurement
function to display the standing negative phase sequence current, and setting at least 20%
above this figure.
3.2 CT supervision
The current transformer supervision feature is used to detect failure of one or more of the ac
phase current inputs to the relay. Failure of a phase CT or an open circuit of the
interconnecting wiring can result in incorrect operation of any current operated element.
Additionally, interruption in the ac current circuits risks dangerous CT secondary voltages
being generated.
3.2.1 Setting the CT supervision element
The positive sequence current in at least two current inputs exceeds the CTS I1 setting. The
CTS I1 setting should be below the minimum load current of the protected object. Therefore,
10% of the rated current might be used.
The high set ratio of negative to positive sequence current, CTS I2/I1>2, should be set below
the ratio of negative sequence to positive sequence current for the minimum unbalanced
fault current. A typical setting of 40% might be used.
The low set ratio of negative to positive sequence current, CTS I2/I1> 1, should be set above
the maximum load unbalance. In practice, the levels of standing negative phase sequence
current present on the system govern this minimum setting. This can be determined from a
system study, or by making use of the relay measurement facilities at the commissioning
stage. If the latter method is adopted, it is important to take the measurements during
maximum system load conditions, to ensure that all single-phase loads are accounted for. A
20% setting might be used.
If the following information is recorded by the relay during commissioning:
Ifull load = 500 A
I2 = 50 A
Therefore I2/I1 ratio is given by I2/I1 = 50/500 = 0.1
To allow for tolerances and load variations a setting of 20% of this value may be typical.
Therefore set CTS I2/I1>1 = 20%.
After the CTS Time Delay expires the CT Fail Alarm is asserted. The default setting of
2 sec is appropriate.
3.3 Trip circuit supervision (TCS)
The trip circuit, in most protective schemes, extends beyond the relay enclosure and passes
through components such as fuses, links, relay contacts, auxiliary switches and other
terminal boards. This complex arrangement, coupled with the importance of the trip circuit,
has led to dedicated schemes for its supervision.
Several trip circuit supervision schemes with various features can be produced with the P64x
range. Although there are no dedicated settings for TCS, in the P64x, the following schemes
can be produced using the programmable scheme logic (PSL). A user alarm is used in the
PSL to issue an alarm message on the relay front display. If necessary, the user alarm can
be renamed using the menu text editor to indicate that there is a fault with the trip circuit.
P64x/EN AP/A42 Application Notes

(AP) 6-90

MiCOM P642, P643, P645

AP
3.3.1 TCS scheme 1
3.3.1.1 Scheme description

Figure 50 TCS scheme 1
This scheme provides supervision of the trip coil with the breaker open or closed, however,
pre-closing supervision is not provided. This scheme is also incompatible with latched trip
contacts, as a latched contact will short out the opto for greater than the recommended DDO
timer setting of 400 ms. If breaker status monitoring is required, a further 1 or 2 opto inputs
must be used.
Note: A 52a CB auxiliary contact follows the CB position and a 52b contact
is the opposite.
When the breaker is closed, supervision current passes through the opto input, blocking
diode and trip coil. When the breaker is open current still flows through the opto input and
into the trip coil through the 52b auxiliary contact.
Hence, no supervision of the trip path is provided whilst the breaker is open. Any fault in the
trip path will only be detected on CB closing, after a 400 ms delay.
Resistor R1 is an optional resistor that can be fitted to prevent mal-operation of the circuit
breaker if the opto input is inadvertently shorted, by limiting the current to <60 mA. The
resistor should not be fitted for auxiliary voltage ranges of 30/34 volts or less, as satisfactory
operation can no longer be guaranteed. The table below shows the appropriate resistor
value and voltage setting (from the OPTO CONFIG menu) for this scheme.
This TCS scheme will function correctly even without resistor R1, since the opto input
automatically limits the supervision current to less that 10 mA. However, if the opto is
accidentally shorted the circuit breaker may trip.
Auxiliary voltage (Vx) Resistor R1 (ohms) Opto voltage setting with R1 fitted
24/27 - -
30/34 - -
48/54 1.2k 24/27
110/250 2.5k 48/54
220/250 5.0k 110/125
Note: When R1 is not fitted, the opto voltage setting must be set equal to the
supply voltage of the supervision circuit.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-91

AP
3.3.2 Scheme 1 PSL
Figure 51 shows the scheme logic diagram for the TCS scheme 1. Any of the available opto
inputs can be used to indicate whether or not the trip circuit is healthy. The delay on drop off
timer operates as soon as the opto is energized, but will take 400 ms to drop off/reset in the
event of a trip circuit failure. The 400 ms delay prevents a false alarm due to voltage dips
caused by faults in other circuits or during normal tripping operation when the opto input is
shorted by a self-reset trip contact. When the timer is operated the NC (normally closed)
output relay opens and the LED and user alarms are reset.
The 50 ms delay on pick-up timer prevents false LED and user alarm indications during the
relay power up time, following an auxiliary supply interruption.
P2229ENa
0
400
Drop-Off Opto Input
&
50
0
Pick-up
NC Output Relay
0
0
Straight
User Alarm
LED Latching

Figure 51 PSL for TCS schemes 1 and 3
3.3.3 TCS scheme 2
3.3.3.1 Scheme description

Figure 52 TCS scheme 2
Much like scheme 1, this scheme provides supervision of the trip coil with the breaker open
or closed and also does not provide pre-closing supervision. However, using two opto inputs
allows the relay to correctly monitor the circuit breaker status since they are connected in
series with the CB auxiliary contacts. This scheme is also fully compatible with latched
contacts as the supervision current will be maintained through the 52b contact when the trip
contact is closed.
When the breaker is closed, supervision current passes through opto input A and the trip
coil. When the breaker is open current flows through opto input B and the trip coil. As with
scheme 1, no supervision of the trip path is provided whilst the breaker is open. Any fault in
the trip path will only be detected on CB closing, after a 400 ms delay.
As with scheme 1, optional resistors R1 and R2 can be added to prevent tripping of the CB if
either opto is shorted. The resistor values of R1 and R2 are equal and can be set the same
as R1 in scheme 1.
P64x/EN AP/A42 Application Notes

(AP) 6-92

MiCOM P642, P643, P645

AP
3.3.4 Scheme 2 PSL
The PSL for this scheme (Figure 53) is practically the same as that of scheme 1. The main
difference being that both opto inputs must be off before a trip circuit fail alarm is given.
P4319ENa
Opto Input A
Output Relay
0
0
Straight
&
50
0
Pick-up
User Alarm
LED Latching
1
0
400
Drop-Off
Opto Input B

Figure 53 PSL for TCS scheme 2
3.3.5 TCS scheme 3
3.3.5.1 Scheme description

Figure 54 TCS scheme 3
Scheme 3 is designed to provide supervision of the trip coil with the breaker open or closed,
but unlike schemes 1 and 2, it also provides pre-closing supervision. Since only one opto
input is used, this scheme is not compatible with latched trip contacts.
When the breaker is closed, supervision current passes through the opto input, resistor R2
and the trip coil. When the breaker is open current flows through the opto input, resistors R1
and R2 (in parallel), resistor R3 and the trip coil. Unlike schemes 1 and 2, supervision
current is maintained through the trip path with the breaker in either state, therefore giving
pre-closing supervision.
As with schemes 1 and 2, resistors R1 and R2 are used to prevent false tripping, if the
opto-input is accidentally shorted. However, unlike the other two schemes, this scheme is
dependent on the position and value of these resistors. Removing them would result in
incomplete trip circuit monitoring. The table below shows the resistor values and voltage
settings required for satisfactory operation.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-93

AP
Auxiliary voltage
(Vx)
Resistor R1 & R2
(ohms)
Resistor R3 (ohms)
Opto voltage
setting
24/27 - - -
30/34 - - -
48/54 1.2k 0.6k 24/27
110/250 2.5k 1.2k 48/54
220/250 5.0k 2.5k 110/125
Note: Scheme 3 is not compatible with auxiliary supply voltages of 30/34
volts and below.
3.3.6 Scheme 3 PSL
The PSL for scheme 3 is identical to that of scheme 1 (see Figure 51).
3.4 VT connections
3.4.1 Open delta (vee connected) VTs
The P642/3/5 relay can be used with vee connected VTs by connecting the VT secondaries
to C2, C4 and E2 input terminals, Vn is left open (see the wiring diagrams in chapter
P64x/EN IN).
This type of VT arrangement cannot pass zero-sequence (residual) voltage to the relay, or
provide any phase to neutral voltage quantities. Therefore any protection that is dependent
on zero sequence voltage measurements should be disabled. Therefore, residual voltage
displacement protection and directional earth fault protection should be disabled.
The accuracy of single-phase voltage measurements can be impaired when using vee
connected VTs. The relay attempts to derive the phase to neutral voltages from the phase to
phase voltage vectors. If the impedance of the voltage inputs were perfectly matched the
phase to neutral voltage measurements would be correct, provided the phase to phase
voltage vectors were balanced. However, in practice there are small differences in the
impedance of the voltage inputs, which can cause small errors in the phase to neutral
voltage measurements.
The phase to neutral voltage measurement accuracy can be improved by connecting three
well-matched load resistors between the phase voltage inputs (C2, C4, E2) and neutral
(C4,C3,E1), creating a virtual neutral point. The load resistor values must be chosen so
their power consumption is within the limits of the VT. It is recommended that 10k 1%
(6 W) resistors are used for the 110 V (Vn) rated relay, assuming the VT can supply this
burden.
3.4.2 VT single point earthing
The P64x range will function correctly with conventional three-phase VTs earthed at any one
point on the VT secondary circuit. Typical earthing examples are neutral earthing and yellow
phase earthing.

P64x/EN AP/A42 Application Notes

(AP) 6-94

MiCOM P642, P643, P645

AP
4. CURRENT TRANSFORMER REQUIREMENTS
4.1 Current transformer theory
The flow current in the primary winding produces an alternating flux in the core and this flux
induces an e.m.f. in the secondary winding which results in the flow of secondary current
when this winding is connected to an external closed circuit. The magnetic effect of the
secondary current is in opposition to that of the primary and the value of the secondary
current automatically adjusts itself to such a value, that the resultant magnetic effect of the
primary and secondary currents, produces a flux required to induce the e.m.f. necessary to
drive the secondary current through the impedance of the secondary. In an ideal
transformer, the primary ampere-turns are always exactly equal to the secondary ampere-
turns and the secondary current is, therefore, always proportional to the primary current. In
an actual current transformer, however, this is never the case. All core materials require a
certain number of ampere-turns to induce the magnetic flux required to induce the necessary
voltage. The most accurate current transformer is one in which the exciting ampere-turns
are least in proportion to the secondary ampere-turns.
In many applications, core saturation will almost inevitably occur during the transient phase
of a heavy short circuit. The performance of the current transformers during faults is,
therefore, an important consideration in providing an effective relaying scheme. In any
current transformer the first consideration is the highest secondary winding voltage possible
prior to core saturation.
This may be calculated from: Ek = 444 x B A f N volts
Where:
Ek = secondary induced volts (rms value, known as the knee-point voltage)
B = flux density in tesla
N = number of secondary turns
f = system frequency in hertz
A = net core cross-sectional area in square meters
This induced voltage causes the maximum current to flow through the external burden while
still maintaining a virtually sinusoidal secondary current. Any higher value of primary current
demanding further increase in secondary current would, due to core saturation, tend to
produce a distorted secondary current.
The circuit voltage required is typically, Es = Is (Z
B
+ Z
S
+ Z
L
)
Where:
Is = secondary current of ct in amps (assume nominal value, usually 1 A or 5 A)
Z
B
= the connected external burden in ohms
Z
S
= the ct secondary winding impedance in ohms
Z
L
= the resistance of any associated connecting leads
In any given case, several of these quantities are known or can usually be estimated to
predict the performance of the transformers. From the ac magnetization characteristic,
commonly plotted in secondary volts versus exciting current, Es can be determined for a
minimum exciting current. The equation for Es given above then indicates whether the
voltage required is adequate. It may be seen that the secondary burden and the maximum
available fault current are two important criteria in determining the performance of a given
current transformer.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-95

AP
The primary current contains two components. These are respectively the secondary
current which is transformed in the inverse ratio of the turns ratio and an exciting current,
which supplies the eddy and hysteresis losses and magnetizes the core. This latter current
flows in the primary winding only and therefore, is the cause of the transformer errors. It is,
therefore, not sufficient to assume a value of secondary current and to work backwards to
determine the value of primary current by invoking the constant ampere-turns rule, since this
approach does not take into account the exciting current. From this observation it may be
concluded that certain values of secondary current could never be produced whatever the
value of primary current and this is of course, the case when the core saturates and a
disproportionate amount of primary current is required to magnetize the core.
The amount of exciting current drawn by a current transformer depends on the core material
and the amount of flux which must be developed in the core to satisfy the burden
requirements of the current transformer. The appropriate current may be obtained directly
from the exciting characteristic of the transformer since the secondary e.m.f. and therefore
the flux developed is proportional to the product of secondary current and burden
impedance.
The general shape of the exciting characteristic for a typical grade of CROSS core (cold
rolled grain orientated silicon steel) is shown in Figure 55. The characteristic is divided into
three regions, defined by ankle-point and the knee-point. The working range of a protective
current transformer extends over the full range between the ankle-point and the knee-point
and beyond. Protection current transformers are required to operate correctly at many times
the rated current.
knee point
ankle point
F
l
u
x

D
e
n
s
i
t
y

t
e
s
l
a
s
MMF ampere- turns per metre
P4320ENa

Figure 55 Exciting characteristic for a CROSS core CT
The current transformer requirements for each current input will depend on the protection
function with which they are related and whether the line current transformers are being
shared with other current inputs. Where current transformers are being shared by multiple
current inputs, the knee-point voltage requirements should be calculated for each input and
the highest calculated value used.
IEC defines the knee-point of the excitation characteristic as the point at which a 10%
increase in secondary voltage produces a 50% increase in exciting current. It may,
therefore, be regarded as practical limit beyond which a specified current ratio may be
maintained.
The current transformer magnetization curve, is usually expressed in terms of Kv,
(Kv = Es/B), and Ki, (Ki = L/N, where L is the mean magnetic path) which when multiplied by
the flux density in teslas and ampere-turns per m respectively gives corresponding volts and
amperes.
P64x/EN AP/A42 Application Notes

(AP) 6-96

MiCOM P642, P643, P645

AP
The secondary circuit of a current transformer should never be left open-circuited while
primary continues to flow. In these circumstances only the primary winding is effective so
the current transformer behaves as a highly saturated choke (induction) to the flow of
primary winding current. Therefore a peaky and relatively high value of voltage appears at
the secondary output of terminals, endangering life, not to mention the possible resulting
breakdown of secondary circuit insulation.
The errors of a current transformer may be considered as due to the whole of the primary
current not being transformed, a component of which being required to excite the core.
Alternatively, as shown in Figure 56, we may consider that the whole of the primary current
is transformed without loss but that the secondary current is shunted by a parallel circuit.
The impedance of this parallel circuit is such that the equivalent of the exciting current flows
through it. The circuit shown is the equivalent circuit of the current transformer. The primary
current is assumed to be transformed perfectly, with no ratio or phase single error, to a
current IP/N which is often called 'the primary current referred to the secondary'. A part of
the current may be considered consumed in exciting the core and this current Ie is called the
secondary excitation current. The remainder Is is a true secondary current. It will be evident
that the excitation current is a function of the secondary excitation voltage Es and the
secondary excitation impedance Ze. It will also be evident that the secondary current is a
function of Es and the total impedance in the secondary circuit. This total impedance
consists of the effective resistance (and any leakage reactance) of the secondary winding
and the impedance of the burden.
I
p
= primary current in amperes
N = current transformer ratio (primary to secondary amperes)
Z
b
= burden impedance of relays in ohms (r + jx)
Z
s
= current transfo rmer secondary winding impedance in ohms (r + jx)
Z
e
= secondary excitation impedance in ohms (jx)
I
e
= secondary excitation current in amperes
I
s
= secondary current in amperes
E
s
= secondary excitation voltage in volts
V
t
= secondary terminal voltage in volts across the current transformer terminals
(input to the relay or burden)
N
N
Z
s
I
s
I
p
I
p
I
e
E
s
Z
b
Z
e
V
t
P4321ENa

Figure 56 CT equivalent circuit
Beyond the knee-point the current transformer is said to enter saturation. As shown in
Figure 57, in this region the major part of the primary current is used to maintain the core flux
and since the shunt admittance is not linear, both the exciting and secondary currents depart
from a sine wave. For example, in the case of a wholly resistive burden, correct
transformation takes place until saturation flux density is reached. The secondary volts and
current then collapse instantly to zero, where they remain until next primary current zero is
reached. This process is repeated each half cycle and results in a pulse waveform as
shown.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-97

AP

Figure 57 CT behavior during saturation
4.1.1 CT errors
The following table shows the limits of error for protection CTs. At rated frequency and with
rated burden connected the current error, phase displacement and composite error shall not
exceed the values given in the table. For test purposes, when determining the current error
and phase displacement, the burden shall have a power factor of 0.8 inductive except where
the burden is less than 5 VA a power factor of 1.0 is permissible.

Limits of error for protection CTS
Phase displacement at
rated primary current
Composite error
at rated accuracy
Accuracy
class
Current error at
rated primary
Current (%)-
Minutes Centiradians Limit primary
current (%)
5P 1 60 1.8 5
10P 3 10
Considering the excitation impedance (Ze) as a constant, the vectorial relationships between
Ip and Is is Ie. Ic constitutes the current error and Iq the component of Ie in quadrature with
Is which results in the phase difference. This is shown in Figure 58.

Figure 58 CT error
P64x/EN AP/A42 Application Notes

(AP) 6-98

MiCOM P642, P643, P645

AP
If Ze was in fact a constant impedance, the vectorial error Ie of the diagram would be the
composite error, but in practice the magnetizing impedance Ze is not constant with the result
that the exciting current Ie contains some harmonics of the fundamental frequency which
increases its rms value and therefore increases the composite error. This effect is most
noticeable in the region approaching saturation of the core when the waveforms of the
primary, secondary and exciting currents would be as shown.

Ratio error (current error)

The ratio error is defined as the error in the secondary current due to the incorrect ratio and
is expressed as a percentage, by [(KnIs Ip)/Ip] 100%

Where:

Kn = the nominal ratio (rated primary current/rated secondary current)
Is = is the actual secondary current
Ip = is the actual primary current

The ratio is considered positive when the actual secondary current of the transformer is
larger than the rated current

Phase angle error

The phase angle error is the angle by which the secondary current vector, when reversed,
differs in phase from the primary current. This angle is considered as positive if the reversed
secondary current vector leads the primary current.
On very low burden power factors the phase angle error may be negative. Only on rare
occasions is it necessary to determine the phase error of a CT used for relaying. These
occasions occur when very low circuit settings, 1% to 5% of rated current, are used in relays
which are directionalised by voltage transformer inputs. For example, sensitive reverse
power relays may need phase error to be taken into account to ensure correct directional
operation where very low power factor primary currents are involved. For example 1% to 3%
power when certain types of prime movers are being motored such as steam turbines and
hydro sets.
4.1.2 Current transformer ratings
Current Transformer Burden: All CT accuracy considerations require knowledge of the CT
burden, which is the load applied to the secondary of the CT and should preferably be
expressed in terms of the impedance of the load and its resistance and reactance
components. In practice it is usual to quote the relay burdens, in the first place, in terms of
V.A. (volt-amperes) and power factor. A burden of 12.5 VA at 5 A would have an ohmic
value of 12.5/5
2
= 0.5 ohm. CT burdens are usually given in preferred values, such as, 2.5,
5, 7.5, 10, 15, 30 VA.

Continuous Rated Current: This is the maximum current the current transformer can carry
continuously. It is usually the rated primary current.

Short Time Rated Current: This is the amount of current which can flow for a given time
period without any harmful effects. This is usually specified for 0.5, 1, 2 or 3 seconds and
with the secondary short circuited.

Rated Secondary Current: This is the maximum continuous current the secondary is rated to
carry. It is usually 1 or 5 A.

Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-99

AP
Accuracy Limit Factor (ALF): A current transformer is designed to maintain its ratio within
specified limits up to a certain value of primary current, expressed as a multiple of its rated
primary current. This multiple is termed its rated accuracy limit factor. In determining the
accuracy limit factor it is necessary to consider the maximum value of primary current up to
which the current transformer is required to maintain its ratio.
CT primary rating is usually chosen to be equal to or greater than the normal full load current
of the protected circuit. The total secondary burden of a current transformer includes the
internal impedance of the secondary winding, the impedance of the instruments and relays
which are connected to it, and the resistance of the secondary leads.
4.2 Types of protection current transformers
Generally, there are three different types of CTs:
High remanence CTs
The high remanence type has no given limit for the remanent flux. The CT has a magnetic
core without any air gaps and the remanent flux might remain for almost infinite time. The
remanent flux can be up to 70-80% of the saturation flux. Typical examples of high
remanent type CTs are class P, PX, TPS, TPX according to IEC 60044 and non-gapped
class C according to ANSI/IEEE.
Low remanence CTs
The low remanence type has a specified limit for the remanent flux. The magnetic core is
provided with small air gaps to reduce the remanent flux to a level that does not exceed 10%
of the saturation flux. Examples are class TPY according to IEC 60044-6 and class PR
according to IEC 60044-1.
Non remanence CTs
The non remanence type CT has practically negligible level of remanent flux. The magnetic
core has relatively large air gaps to reduce the secondary time constant of the CT (to lower
the needed transient factor) which also reduces the remanent flux to practically zero level.
An example is class TPZ according to IEC 60044-6.
4.3 Current transformers standards
4.3.1 IEC 60044-1
Class P: Usually specified in terms of:
Rated Burden
Class (5P or 10P)
Accuracy Limit Factor
Consider the following example:
15 VA 10P20
With an external secondary burden of 15 VA the composite error will be 10% or less for
primary currents up to 20 times rated current. To convert from VA and accuracy limit factor
(ALF) into volts, we can use the expression:
ALF
I
VA
V
N
K
=

or when the internal voltage drop in the ct needs to be taken into account
( )

+ =
N
A
CT N K
I
V
R I ALF V
Class P current transformers are typically used for general applications.

Class PR: A current transformer with less than 10% remanent flux due to small air gaps for
which, in some cases, a value of the secondary loop time constant and/or a limiting value of
the winding resistance may also be specified.

P64x/EN AP/A42 Application Notes

(AP) 6-100

MiCOM P642, P643, P645

AP
Class PX: The performance of Class X current transformers of the low (secondary)
reactance type shall be specified in terms of each of the following characteristics:
Rated primary current
Turns ratio. (The error in turns ratio shall not exceed 0.25%)
Knee-point voltage
Exciting current at the knee-point voltage or at a stated percentage of the knee-point
voltage.
Resistance of secondary winding
Class PX type CTs are used for high impedance circulating current protection and are also
suitable for most protection schemes.
4.3.2 IEC 60044-6
This standard specifies the performance of inductive CTs for currents containing
exponentially decaying DC components of defined time constant.
Class TPS: Protection current transformers specified in terms of complying with class TPS
are generally applied to unit systems where balancing of outputs from each end of the
protected plant is vital. This balance, or stability during through fault conditions, is
essentially of a transient nature so the extent of the unsaturated (or linear) zones is of
paramount importance. It is normal to derive, from heavy current test results, a formula
stating the lowest permissible value of Vk if stable operation is to be guaranteed.
The performance of class TPS current transformers of the low (secondary) reactance type is
defined by IEC 60044-6 for transient performance. They are specified in terms of each of the
following characteristics:
Rated primary current
Turns ratio (the error in turns ratio shall not exceed 0.25%)
Secondary limiting voltage
Resistance of secondary winding
Class TPS CTs are typically applied for high impedance circulating current protection.
Class TPX: The basic characteristics for class TPX current transformers are generally similar
to those of class TPS current transformers except for the different error limits prescribed and
possible influencing effects which may necessitate a physically larger construction. Class
TPX CTs have no air gaps in the core and therefore a high remanence factor (70-80%
remanent flux). The accuracy limit is defined by the peak instantaneous error during the
specified transient duty cycle.
Class TPX CTs are typically used for line protection.
Class TPY: Class TPY CTs have a specified limit for the remanent flux. The magnetic core
is provided with small air gaps to reduce the remanent flux to a level that does not exceed
10% of the saturation flux. They have a higher error in current measurement than TPX
during unsaturated operation and the accuracy limit is defined by peak instantaneous error
during the specified transient duty cycle.
Class TPY CTs are typically used for line protection with auto-reclose.
Class TPZ: For class TPZ CTs the remanent flux is practically negligible due to large air
gaps in the core. These air gaps also minimize the influence of the DC component from the
primary fault current, but reduce the measuring accuracy in the unsaturated (linear) region of
operation. The accuracy limit is defined by peak instantaneous alternating current
component error during single energization with maximum DC offset at specified secondary
loop time constant.
Class TPZ CTs are typically used for special applications such as differential protection of
large generators.
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-101

AP
4.3.3 IEEE C57.13-1978
ANSI classifications define minimum steady-state performance of current transformers at
high fault current levels. Performance is described by using a two-term identification system
that consists of a letter and a number selected from: (C,T) (10, 20, 50, 100, 200, 400, 800),
for example, C800.
The letter describes performance in terms of current transformer construction. C current
transformers include bushing, window, or bar-type CTs with uniformly distributed windings. C
current transformers do not have a primary winding. The primary conductor passes once
through the center of a toroidal core. Since a single primary turn is used and the secondary
winding is uniformly distributed, the flux that links the links the primary conductor also links
the secondary winding. This type of CT has negligible leakage flux, therefore the leakage
reactance is also negligible. As a result, excitation characteristic can be used directly to
determine performance. The ratio correction at any current can be calculated adequately if
the burden, secondary winding resistance, and the excitation characteristics are known.
Class T current transformers include wound-type CTs. These are usually constructed with
more than one primary turn and undistributed windings. As a result of the physical space
required for insulation and bracing of the primary winding and fringing effects of non-
uniformly distributed windings, flux which does not link both primary and secondary windings
results. The presence of the leakage flux has a significant effect on current transformer
performance. When this flux is appreciable, it is not possible to calculate ratio correction
knowing the burden and the excitation characteristic. Hence, ratio correction is determined
by test.
The number is the secondary terminal voltage rating. It specifies the secondary voltage that
can be delivered by the full winding at 20 times rated secondary current without exceeding
10 percent ratio correction.
As an example, an 800 V rating means that the ratio correction will not exceed 10 percent at
any current from 1 to 20 times rated current with a standard 8.0 burden. (8.0 times 5 A
times 20 times rated secondary current equals 800 V.) The ANSI voltage rating applies to
the full secondary winding only. If other than the full winding is used, the voltage rating is
reduced in proportion to turns used.
4.4 Differential function
For accuracy, class X or class 5P current transformers (CTs) are strongly recommended.
The current transformer knee-point voltage requirements are based on the following settings
for transformer differential protection: Is1 = 0.2 pu, K1 = 20%, Is2 = 1 pu, K2 = 80%,
Is-HS1 = 10 pu, Is-HS2 = 32 pu, Ih(2)%> = 15%, Cross blocking = disabled, 5
th
harm blocked
= disabled.
A series of internal and external faults were performed to determine the CT requirements for
the differential function. These tests were performed under different X/R ratios, CT burdens,
fault currents, fault types and point on wave. The CT requirements are determined either by
the operating time for internal faults (35msec in the P64x) or by through fault stability,
whichever requires the highest K dimensioning factor. The K factors were calculated for
internal and external faults.
The following equation shows that the knee point voltage (V
K
) is directly proportional to the
CT burden (R
CT
) and to the loop burden (2R
L
). K is the CT dimensioning factor, and it was
calculated using the equation below and the CT requirements test results.
) R R 2 R ( I K V
r L CT n K
+ +
Where:
V
K
= Minimum current transformer knee-point voltage
K = CT dimensioning factor

n
= Relay rated current
P64x/EN AP/A42 Application Notes

(AP) 6-102

MiCOM P642, P643, P645

AP
R
ct
= Resistance of current transformer secondary winding ()
R
L
= Resistance of a single lead from relay to current transformer ()
R
r
= Resistance of any other protective relays sharing the current transformer ()
To achieve through fault stability and operating times 35msec, the K dimensioning factor
must comply with the following expressions:
System conditions K (CT dimensioning factor)
I
F
5
5 X/R < 40
K = 0.04 (X/R + 245.25) I
F
+ 0.06 (X/R + 177)
I
F
5
40 X/R 120
K = 12 I
F
+ 16
5 < I
F
10
5 X/R < 40
K = 0.14 (-X/R - 15) I
F
+ 0.44 (X/R + 202.5)
5 < I
F
10
40 X/R 120
K = -7.38 I
F
+ 112
10 < I
F
20
5 X/R < 40
K = 0.06 (X/R 52.5) I
F
+ 1.1 (-X/R + 74.9)
10 < I
F
20
40 X/R 120
K = -0.81 I
F
+ 45
Where:
K = CT dimensioning factor
I
F
= maximum internal fault current
X/R = primary system X/R ratio
The Knee-point voltage must be calculated for both phase fault current and earth fault
current. The higher of the two calculated voltages must be used.
To calculate the knee point voltage required for the maximum phase fault used the following
equation:
k ct l
V K (R R ) +
To calculate the knee point voltage required for the maximum earth fault used the following
equation:
k e ct l
V K (R 2R ) +
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-103

AP
4.5 Low impedance REF
For accuracy, class X or class 5P current transformers (CTs) are strongly recommended.
The CT requirements for low impedance REF protection are generally lower than those for
differential protection. As the line CTs for low impedance REF protection are the same as
those used for differential protection the differential CT requirements cover both differential
and low impedance REF applications.
The current transformer knee-point voltage requirements are based on the following settings
for transformer REF protection; IS1 = 27, IS2 = 270, K1 = 0%, K2 = 150%.
A series of internal and external faults were performed to determine the CT requirements for
the REF function. These tests were performed under different X/R ratios, CT burdens, fault
currents, fault types and point on wave. The CT requirements are determined either by the
operating time for internal faults (45msec in the P64x) or by through fault stability,
whichever requires the highest K dimensioning factor. The K factor was calculated for
internal and external faults.
The knee-point voltage (V
K
) is directly proportional to the CT burden (R
CT
) and to the loop
burden (2R
L
). K is the CT dimensioning factor, and it was calculated using the equation
below and the CT requirements test results.
) R R 2 R ( I K V
r L CT n K
+ +
Where:
V
K
= Minimum current transformer knee-point voltage
K = CT dimensioning factor

n
= Relay rated current
R
ct
= Resistance of current transformer secondary winding ()
R
L
= Resistance of a single lead from relay to current transformer ()
R
r
= Resistance of any other protective relays sharing the current transformer ()
Most of the time, the K dimensioning factor for the REF function is smaller than that for the
transformer differential protection. The higher of the two must be considered when applying
both protections.
4.5.1 One breaker application
According to the CT requirements test results, to achieve through fault stability and operating
times 45msec, the K dimensioning factor must comply with the following expressions:
System conditions K (CT dimensioning factor)
2 I
F
20
5 X/R < 40

K = 0.013 (-X/R +17.7) I
F
+ 0.15 (X/R + 28)

2 IF 20
40 X/R 120
K = 0.0003 (X/R 934) I
F
+ 0.04 (X/R + 215)

K must always be greater or equal to 6.5.
Where:
K = CT dimensioning factor
I
F
= maximum through fault current
X/R = primary system X/R ratio
P64x/EN AP/A42 Application Notes

(AP) 6-104

MiCOM P642, P643, P645

AP
4.5.2 One and a half breaker application
According to the CT requirements test results, to achieve through fault stability and operating
times 45msec, the K dimensioning factor must comply with the following expressions:
System conditions K (CT dimensioning factor)
2 IF 20
5 X/R < 20

K = 0.04 (-X/R + 5) IF + 0.95 (X/R + 0.18)

2 IF 20
20 X/R 120
K = 0.007 (X/R + 97.1) IF + 0.14 (X/R + 115.7)

K must always be greater or equal to 5.
Where:
K = CT dimensioning factor
I
F
= maximum through fault current
X/R = primary system X/R ratio
4.6 Converting an IEC185 current transformer standard protection classification to a
knee-point voltage
The suitability of an IEC standard protection class current transformer can be checked
against the knee-point voltage requirements specified previously.
If, for example, the available current transformers have a 15 VA 5P 10 designation, then an
estimated knee-point voltage can be obtained as follows:
V
k
=
VA x ALF
n
+ ALF x
n
x R
ct

Where:
V
k
= Required knee-point voltage
VA = Current transformer rated burden (VA)
ALF = Accuracy limit factor

n
= Current transformer secondary rated current (A)
R
ct
= Resistance of current transformer secondary winding ()
If R
ct
is not available, then the second term in the above equation can be ignored.
Example: 400/5 A, 15 VA 5P 10, R
ct
= 0.2
V
k
=
15 x 10
5
+ 10 x 5 x 0.2
= 40 V
Application Notes P64x/EN AP/A42

MiCOM P642, P643, P645

(AP) 6-105

AP
4.7 Converting IEC185 current transformer standard protection classification to an
ANSI/IEEE standard voltage rating
MiCOM Px40 series protection is compatible with ANSI/IEEE current transformers as
specified in the IEEE C57.13 standard. The applicable class for protection is class "C",
which specifies a non air-gapped core. The CT design is identical to IEC class P, or British
Standard class X, but the rating is specified differently.
The ANSI/IEEE C Class standard voltage rating required will be lower than an IEC knee
point voltage. This is because the ANSI/IEEE voltage rating is defined in terms of useful
output voltage at the terminals of the CT, whereas the IEC knee point voltage includes the
voltage drop across the internal resistance of the CT secondary winding added to the useful
output. The IEC/BS knee point is also typically 5% higher than the ANSI/IEEE knee point.
Therefore:
Vc = [ Vk - Internal voltage drop ] / 1.05
= [ Vk - (In . RCT . ALF) ] / 1.05
Where:
Vc = C Class standard voltage rating
Vk = IEC Knee point voltage required
n = CT rated current = 5 A in USA
RCT = CT secondary winding resistance
(for 5 A CTs, the typical resistance is 0.002 ohms/secondary turn)
ALF = The CT accuracy limit factor, the rated dynamic current output of a "C" class CT
(Kssc) is always 20 x In
The IEC accuracy limit factor is identical to the 20 times secondary current ANSI/IEEE rating.
Therefore:
Vc = [ Vk - (100 . RCT ) ] / 1.05
5. AUXILIARY SUPPLY FUSE RATING
In the Safety section of this manual, the maximum allowable fuse rating of 16 A is quoted.
To allow time grading with fuses upstream, a lower fuselink current rating is often preferable.
Use of standard ratings of between 6 A and 16 A is recommended. Low voltage fuselinks,
rated at 250 V minimum and compliant with IEC60269-2 general application type gG are
acceptable, with high rupturing capacity. This gives equivalent characteristics to HRC "red
spot" fuses type NIT/TIA often specified historically.
The table below recommends advisory limits on relays connected per fused spur. This
applies to MiCOM Px40 series devices with hardware suffix C and higher, as these have
inrush current limitation on switch-on, to conserve the fuse-link.
Maximum number of MiCOM Px40 relays recommended per fuse
Battery nominal
voltage
6 A 10 A fuse 15 or 16 A fuse Fuse rating > 16 A
24 to 54 V 2 4 6 Not permitted
60 to 125 V 4 8 12 Not permitted
138 to 250 V 6 10 16 Not permitted
Alternatively, miniature circuit breakers (MCB) may be used to protect the auxiliary supply
circuits.
P64x/EN AP/A42 Application Notes

(AP) 6-106

MiCOM P642, P643, P645

AP

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645


PL
PROGRAMMABLE LOGIC








Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams:


10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)




P64x/EN PL/A42 Programmable Logic



MiCOM P642, P643, P645

PL


Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-1


PL
CONTENTS
(PL) 7-
1. PROGRAMMABLE LOGIC 5
1.1 Overview 5
1.2 MiCOM S1 Studio Px30 and Px40 PSL editors 5
1.3 How to use MiCOM Px30 and Px40 PSL editors 6
1.4 Warnings 6
1.5 Toolbar and commands 7
1.5.1 Standard tools 7
1.5.2 Alignment tools 7
1.5.3 Drawing tools 7
1.5.4 Nudge tools 7
1.5.5 Rotation tools 7
1.5.6 Structure tools 7
1.5.7 Zoom and pan tools 7
1.5.8 Logic symbols 7
1.6 PSL logic signals properties 9
1.6.1 Link properties 9
1.6.2 Opto signal properties 10
1.6.3 Input signal properties 10
1.6.4 Output signal properties 10
1.6.5 GOOSE input signal properties 10
1.6.6 GOOSE output signal properties 11
1.6.7 Control input signal properties 11
1.6.8 Function key properties (P645 only) 11
1.6.9 Fault recorder trigger properties 11
1.6.10 LED signal properties 11
1.6.11 Contact signal properties 12
1.6.12 LED conditioner properties 12
1.6.13 Contact conditioner properties 13
1.6.14 Timer properties 13
1.6.15 Gate properties or or or 14
1.7 Description of logic nodes for software versions 01B and 01D 15
1.8 Description of logic nodes for software version 02B 26
1.9 Additonal logic nodes included in firmware version 02C 39
1.10 Factory default programmable scheme logic 39
1.11 Logic input mapping 39
1.12 Relay output contact mapping 40
1.13 Programmable LED output mapping 42
P64x/EN PL/A42 Programmable Logic

(PL) 7-2

MiCOM P642, P643, P645


PL
1.14 Fault recorder start mapping 43
1.15 PSL DATA column 43
MICOM P642 PROGRAMMABLE SCHEME LOGIC- SW VERSIONS 01B AND 01D44
Any trip mapping 44
Back up trip logic 45
General alarm 46
Breaker failure 46
Any differential trip 47
Any trip 47
Fault recorder trigger 47
Opto isolator mappings 48
LED mapping 49
MICOM P643 PROGRAMMABLE SCHEME LOGIC- SW VERSIONS 01B AND 01D50
Any trip mapping 50
Backup trip logic 51
General alarm 52
Breaker failure 52
Any differential trip 53
Any trip 53
Pretrip alarms 53
TV backup trip 54
Fault recorder trigger 54
Opto isolator mappings 55
LED mappings 56
Function key and function LED mapping 57
MICOM P645 PROGRAMMABLE SCHEME LOGIC- SW VERSIONS 01B AND 01D58
Any trip mapping 58
Backup trip logic 59
General alarm 60
Breaker failure 60
Any differential trip 61
Any trip 62
Pretrip alarms 62
TV backup trip 62
Fault record trigger 63
Opto isolator mappings 63
LED mappings 64
Function key and function LED mapping 65
MICOM P642 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02B 66
Any trip mapping 66
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-3


PL
Back up trip logic 67
General alarm 68
Breaker failure 68
Any differential trip 68
Any trip 68
Fault recorder trigger 69
Opto isolator mappings 69
LED mapping 70
MICOM P643 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02B 71
Any trip mapping 71
Back up trip logic 72
General alarm 73
Breaker failure 73
Any differential trip 74
Any trip 74
Pretrip alarm 74
Fault recorder trigger 74
TV backup trip 75
Opto isolator mappings 75
LED mapping 76
Function key and function LED mapping 77
MICOM P645 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02B 78
Any trip mapping 78
Back up trip logic 79
General alarm 80
Breaker failure 81
Any differential trip 81
Any trip 82
Pretrip alarm 82
TV backup trip 82
Fault recorder trigger 83
Opto isolator mappings 83
LED mapping 84
Function key and function LED mapping 85
MICOM P642 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02C 86
Fault recorder trigger 86
Opto isolator mappings 86
MICOM P643 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02C 87
Fault recorder trigger 87
Opto isolator mappings 87
P64x/EN PL/A42 Programmable Logic

(PL) 7-4

MiCOM P642, P643, P645


PL
MICOM P645 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02C 88
Fault recorder trigger 88
Opto isolator mappings 89



Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-5


1. PROGRAMMABLE LOGIC
1.1 Overview
The purpose of the programmable scheme logic (PSL) is to allow the relay user to configure
an individual protection scheme to suit their own particular application. This is achieved
through the use of programmable logic gates and delay timers.
The input to the PSL is any combination of the status of opto inputs. It is also used to assign
the mapping of functions to the opto inputs and output contacts, the outputs of the protection
elements, such as protection starts and trips, and the outputs of the fixed protection scheme
logic. The fixed scheme logic provides the relays standard protection schemes. The PSL
consists of software logic gates and timers. The logic gates can be programmed to perform
a range of different logic functions and can accept any number of inputs. The timers are
used either to create a programmable delay or to condition the logic outputs, for example to
create a pulse of fixed duration on the output regardless of the length of the pulse on the
input. The outputs of the PSL are the LEDs on the front panel of the relay and the output
contacts at the rear.
The execution of the PSL logic is event driven; the logic is processed whenever any of its
inputs change, for example as a result of a change in one of the digital input signals or a trip
output from a protection element. Also, only the part of the PSL logic that is affected by the
particular input change that has occurred is processed. This reduces the amount of
processing time that is used by the PSL; even with large, complex PSL schemes the relay
trip time will not lengthen.
This system provides flexibility for the user to create their own scheme logic design.
However, it also means that the PSL can be configured into a very complex system, hence
setting of the PSL is implemented through the PC support package MiCOM S1 Studio.
PL
1.2 MiCOM S1 Studio Px30 and Px40 PSL editors
To start the Px30 or Px40 PSL editor, from the Micom S1 Studio main menu, select
Tools > PSL editor (Px30) or PSL editor (Px40).
The PSL editors enable you to connect to any MiCOM device front port, retrieve and edit its
Programmable Scheme Logic files and send the modified file back to a MiCOM Px40 device.

P64x/EN PL/A42 Programmable Logic

(PL) 7-6

MiCOM P642, P643, P645


PL
1.3 How to use MiCOM Px30 and Px40 PSL editors
The MiCOM Px30 and Px40 PSL editors let you:
Start a new PSL diagram
Extract a PSL file from a MiCOM Px30 or Px40 IED
Open a diagram from a PSL file
Add logic components to a PSL file
Move components in a PSL file
Edit a link of a PSL file
Add a link to a PSL file
Highlight a path in a PSL file
Use a conditioner output to control logic
Download a PSL file to a MiCOM Px30 or Px40 IED
Print PSL files
1.4 Warnings
Checks are done before the scheme is sent to the relay. Various warning messages may be
displayed as a result of these checks.
The Editor first reads in the model number of the connected relay, then compares it with the
stored model number. A "wildcard" comparison is used. If a model mismatch occurs, a
warning is generated before sending starts. Both the stored model number and the number
read from the relay are displayed with the warning. However, the user must decide if the
settings to be sent are compatible with the relay that is connected. Ignoring the warning
could lead to undesired behavior of the relay.
If there are any obvious potential problems, a list is generated. The types of potential
problems that the program attempts to detect are:
One or more gates, LED signals, contact signals, or timers have their outputs linked
directly back to their inputs. An erroneous link of this sort could lock up the relay, or
cause other more subtle problems to arise.
Inputs To Trigger (ITT) exceeds the number of inputs. If a programmable gate has its
ITT value set to greater than the number of actual inputs, the gate can never activate.
There is no lower ITT value check; a 0-value does not generate a warning.
Too many gates. There is a theoretical upper limit of 256 gates in a scheme, but the
practical limit is determined by the complexity of the logic. In practice the scheme would
have to be very complex, and this error is unlikely to occur.
Too many links. There is no fixed upper limit to the number of links in a scheme.
However, as with the maximum number of gates, the practical limit is determined by the
complexity of the logic. In practice the scheme would have to be very complex, and this
error is unlikely to occur.
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-7


1.5 Toolbar and commands
There are several toolbars available for easy navigation and editing of PSL.
1.5.1 Standard tools
For file management and printing.

1.5.2 Alignment tools
To align logic elements horizontally or vertically into groups.


1.5.3 Drawing tools
To add text comments and other annotations, for easier reading of PSL schemes.


1.5.4 Nudge tools
To move logic elements.


PL
1.5.5 Rotation tools
To spin, mirror and flip.


1.5.6 Structure tools
To change the stacking order of logic components.


1.5.7 Zoom and pan tools
For scaling the displayed screen size, viewing the entire PSL, or zooming to a selection.


1.5.8 Logic symbols
P645 logic symbols


P642/3 logic symbols


P64x/EN PL/A42 Programmable Logic

(PL) 7-8

MiCOM P642, P643, P645


This toolbar provides icons to place each type of logic element into the scheme diagram.
Not all elements are available in all devices. Icons are only displayed for those elements
available in the selected device.
Link
Create a link between two logic symbols.
Opto Signal
Create an opto signal.
Input Signal
Create an input signal.
Output Signal
Create an output signal.
GOOSE In
Create an input signal to logic to receive a IEC 61850 GOOSE message transmitted from
another IED.

GOOSE Out
Create an output signal from logic to transmit a IEC 61850 GOOSE message to another IED.
Control In
Create an input signal to logic that can be operated from an external command.
Function Key
Create a function key input signal.
Trigger Signal
Create a fault record trigger.
LED Signal
Create an LED input signal that repeats the status of a tri-color LED.
(P645)
Create an LED input signal that repeats the status of a red LED.
(P642/3/5)
Contact Signal
Create a contact signal.
LED Conditioner
Create an LED conditioner for tri-color LED (P645)
Create an LED conditioner for red LED (P642/3/5)
Contact Conditioner
Create a contact conditioner.
Timer
Create a timer.
AND Gate
Create an AND Gate.
PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-9


OR Gate
Create an OR Gate.
Programmable Gate
Create a programmable gate.
1.6 PSL logic signals properties
1. Use the logic toolbar to select logic signals. This is enabled by default but to hide or
show it, select View > Logic Toolbar.
2. Zoom in or out of a logic diagram using the toolbar icon or select View > Zoom Percent.
3. Right-click any logic signal and a context-sensitive menu appears.
Certain logic elements show the Properties option. Select this and a Component
Properties window appears. The Component Properties window and the signals listed vary
depending on the logic symbol selected.
The following subsections describe each of the available logic symbols.
1.6.1 Link properties
Links form the logical link between the output of a signal, gate or condition and the input to
any element.
Any link that is connected to the input of a gate can be inverted. Right-click the input and
select Properties. The Link Properties window appears.



Rules For Linking Symbols

An inverted link is shown with a small circle on the input to a gate. A link must be connected
to the input of a gate to be inverted.
Links can only be started from the output of a signal, gate, or conditioner, and can only be
ended at an input to any element.
Signals can only be an input or an output. To follow the convention for gates and
conditioners, input signals are connected from the left and output signals to the right. The
Editor automatically enforces this convention.
A link is refused for the following reasons:
PL
An attempt to connect to a signal that is already driven. The reason for the refusal may
not be obvious because the signal symbol may appear elsewhere in the diagram.
Right-click the link and select Highlight to find the other signal. Click anywhere on the
diagram to disable the highlight.
An attempt is made to repeat a link between two symbols. The reason for the refusal
may not be obvious because the existing link may be represented elsewhere in the
diagram.
P64x/EN PL/A42 Programmable Logic

(PL) 7-10

MiCOM P642, P643, P645


1.6.2 Opto signal properties
Opto Signal
Each opto input can be selected and used for programming in PSL. Activation of the opto
input drives an associated DDB signal.
For example, in software versions 01 and 01D, activating opto input L1 asserts DDB 064 in
the PSL.

1.6.3 Input signal properties
Input Signal
Relay logic functions provide logic output signals that can be used for programming in PSL.
Depending on the relay functionality, operation of an active relay function drives an
associated DDB signal in PSL.
For example, in software versions 01 and 01D, DDB 1142 is asserted in the PSL if the HV
earth fault, stage 1 protection operates or trips.

1.6.4 Output signal properties
Output Signal
Relay logic functions provide logic input signals that can be used for programming in PSL.
Depending on the relay functionality, activation of the output signal drives an associated
DDB signal in PSL and causes an associated response to the relay function.
For example, in software versions 01 and 01D, if DDB 887 is asserted in the PSL, it resets
the loss of life.

PL
1.6.5 GOOSE input signal properties
GOOSE In
The PSL interfaces with the GOOSE Scheme Logic using virtual inputs. 32 virtual inputs are
used in software versions 01 and 01D. 64 virtual inputs are used in software version 02.
The virtual inputs can be used a similar way to the opto input signals.
The logic that drives each of the virtual inputs is in the relays GOOSE Scheme Logic file.
Any number of bit-pairs, from any enrolled device, can be mapped using logic gates onto a
virtual input.
For example, in software versions 01 and 01D, DDB 1856 is asserted in PSL if virtual input 1
and its associated bit pair operate.
DDB #1856
Vi rtual Input 01

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-11


1.6.6 GOOSE output signal properties
GOOSE Out
The PSL interfaces with the GOOSE Scheme Logic using 32 virtual outputs. Virtual outputs
can be mapped to bit-pairs for transmitting to any enrolled devices.
For example, in software versions 01 and 01D, if DDB 1888 is asserted in PSL, virtual output
32 and its associated bit-pair mappings operate.
DDB #1888
Vi rtual Output01

1.6.7 Control input signal properties
Control Inputs
There are 32 control inputs which can be activated using the relay menu, hotkeys or using
rear communications. Depending on the programmed setting (latched or pulsed), an
associated DDB signal is activated in PSL when a control input is operated.
For example, in software versions 01 and 01D, operate control input 1 to assert DDB 1824 in
the PSL.
DDB #1824
Control Input 1

1.6.8 Function key properties (P645 only)
Function Key
Each function key can be selected and used for programming in PSL. Activation of the
function key drives an associated DDB signal and the DDB signal remains active depending
on the programmed setting (toggled or normal). Toggled mode means the DDB signal
remains latched or unlatched on a key press. Normal mode means the DDB is only active
for the duration of the key press.
For example, in software versions 01 and 01D, operate function key 1 to assert DDB 352 in
the PSL.
DDB #352
Functi on Key 1

PL
1.6.9 Fault recorder trigger properties
Fault Record Trigger
The fault recording facility can be activated by driving the fault recorder trigger DDB signal.
For example, in software versions 01 and 01D, assert DDB 883 to activate the fault
recording in the PSL.
DDB #883
Faul t REC TRIG

1.6.10 LED signal properties
LED
All programmable LEDs drive associated DDB signals when the LED is activated.
For example, in software versions 01, 01D and 02B, DDB 214 is asserted when tri-color LED
4 is activated (P643 and P645) and DDB 323 for red LED 4 (P642).
DDB #214 Non -
Latching
FnKey LED4 Red
DDB #215
FnKey LED4 Grn


DDB #323
LED 4


P64x/EN PL/A42 Programmable Logic

(PL) 7-12

MiCOM P642, P643, P645


1.6.11 Contact signal properties
Contact Signal
All relay output contacts drive an associated DDB signal when the output contact is
activated.
For example, in software versions 01 and 01D, DDB 000 is asserted when output R1 is
activated.
DDB #000
Output R1

1.6.12 LED conditioner properties
Tri-color LED Conditioner (P643/5)
1. Select the LED name from the list (only shown when inserting a new symbol).
2. Configure the LED output to be Red, Yellow or Green.
3. Configure a Green LED by driving the Green DDB input.
4. Configure a RED LED by driving the RED DDB input.
5. Configure a Yellow LED by driving the RED and GREEN DDB inputs simultaneously.
6. Configure the LED output to be latching or non-latching.

PL
Figure 1: Red LED Conditioner (P642/3/5)
7. Select the LED name from the list (only shown when inserting a new symbol).
8. Configure the LED output to be latching or non-latching.
DDB #326
Non -
Latching
LED 7

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-13


1.6.13 Contact conditioner properties
Each contact can be conditioned with an associated timer that can be selected for pick up,
drop off, dwell, pulse, pick-up/drop-off, straight-through, or latching operation.
Straight-through means it is not conditioned at all whereas Latching is used to create a
sealed-in or lockout type function.

PL
1. Select the contact name from the Contact Name list (only shown when inserting a new
symbol).
2. Choose the conditioner type required in the Mode tick list.
3. Set the Pick-up Time (in milliseconds), if required.
4. Set the Drop-off Time (in milliseconds), if required.
1.6.14 Timer properties
Each timer can be selected for pick up, drop off, dwell, pulse or pick-up/drop-off operation.













1. Choose the operation mode from the Timer Mode list.
2. Set the pick-up time (in milliseconds), if required.
3. Set the drop-off time (in milliseconds), if required.
P64x/EN PL/A42 Programmable Logic

(PL) 7-14

MiCOM P642, P643, P645


1.6.15 Gate properties or or or
A Gate can be an AND, OR, or programmable gate.
An AND gate requires that all inputs are TRUE for the output to be TRUE.

An OR gate

requires that one or more input is TRUE for the output to be TRUE.

A Programmable gate

requires that the number of inputs that are TRUE is equal to or
greater than its Inputs to Trigger setting for the output to be TRUE.













PL







1. Select the Gate type: AND, OR, or Programmable.
2. Set the number of inputs to trigger when Programmable Gate is selected.
3. Select whether the output of the gate should be inverted using the Invert Output check
box. An inverted output is indicated with a small circle on the gate output.
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-15


PL
1.7 Description of logic nodes for software versions 01B and 01D
DDB no. English text Source Description
0
Output R1
(User definable)
Relay Conditioner Output Relay 1 is on
23
Output R24
(User definable)
Relay Conditioner Output Relay 24 is on
24 to 63 Not used
64
Input L1
(User definable)
Opto Isolator Input Opto Isolator 1 is on
87
Input L24
(User definable)
Opto Isolator Input Opto Isolator 24 is on
88 to 127 Not used
128 Relay Cond 1 PSL Input signal driving relay 1 is on
159 Relay Cond 32 PSL Input signal driving relay 32 is on
160 to 191 Not used
192 LED1 Red PSL Tri-LED - 1 Red
193 LED1 Grn PSL Tri-LED - 1 Green
206 LED8 Red PSL Tri-LED - 8 Red
207 LED8 Grn PSL Tri-LED - 8 Green
208 FnKey LED1 Red PSL Tri-LED - 9 Red
209 FnKey LED1 Grn PSL Tri-LED - 9 Green
226 FnKey LED10 Red PSL Tri-LED - 18 Red
227 FnKey LED10 Grn PSL Tri-LED - 18 - Green
228 to 255 Not used
256 LED1 Con R PSL Tri-LED Conditioner - 1 - Red
257 LED1 Con G PSL Tri-LED Conditioner- 1 - Green
270 LED8 Con R PSL Tri-LED Conditioner - 8 - Red
271 LED8 Con G PSL Tri-LED Conditioner - 8 - Green
272 FnKey LED1 ConR PSL Tri-LED Conditioner - 9 - Red
273 FnKey LED1 ConG PSL Tri-LED Conditioner - 9 - Green
290 FnKey LED10 ConR PSL Tri-LED Conditioner - 18 - Red
291 FnKey LED10 ConG PSL Tri-LED Conditioner - 18 - Green
292 to 319 Not used
320 LED 1 LED Conditioner IN 1 LED 1
327 LED 8 LED Conditioner IN 8 LED 8
328 LED Cond IN 1 PSL LED Conditioner IN 1
335 LED Cond IN 8 PSL LED Conditioner IN 8
336 to 351 Not used
352 Function Key 1 User Control Function Key 1
361 Function Key 10 User Control Function Key 10
362 to 383 Not used
384 Timer out 1 Auxiliary Timer 1 Auxiliary Timer out 1
399 Timer out 16 Auxiliary Timer 16 Auxiliary Timer out 16
400 to 415 Not used
416 Timer in 1 PSL Auxiliary Timer in 1
431 Timer in 16 PSL Auxiliary Timer in 16
432 to 449 Not used
P64x/EN PL/A42 Programmable Logic

(PL) 7-16

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
450 SG-DDB Invalid Group Selection Setting Group selection by DDB inputs invalid
451 CB Status Alarm CB Status
Circuit breaker status alarm (this DDB is not
operative because the CB Monitoring function
is not available)
452 RTD Thermal Alm RTD protection Operation of any RTD 1-10 Alarm
453 RTD Open Cct RTD protection RTD Open Circuit Failure
454 RTD short Cct RTD protection RTD Short Circuit Failure
455 RTD Data Error RTD protection RTD Data Inconsistency Error
456 RTD Board Fail RTD protection RTD Board Failure
457 CL Input 1 Alarm Current Loop Inputs Current Loop Input 1 Alarm
458 CL Input 2 Alarm Current Loop Inputs Current Loop Input 2 Alarm
459 CL Input 3 Alarm Current Loop Inputs Current Loop Input 3 Alarm
460 CL Input 4 Alarm Current Loop Inputs Current Loop Input 4 Alarm
461 CLI1 I< Fail Alm Current Loop Inputs Current Loop Input 1 Undercurrent Fail Alarm
462 CLI2 I< Fail Alm Current Loop Inputs Current Loop Input 2 Undercurrent Fail Alarm
463 CLI3 I< Fail Alm Current Loop Inputs Current Loop Input 3 Undercurrent Fail Alarm
464 CLI4 I< Fail Alm Current Loop Inputs Current Loop Input 4 Undercurrent Fail Alarm
465 Prot'n Disabled SW
Protection Disabled - typically out of service
due to test mode
466 F out of range Frequency Tracking Frequency out of range
467 to 469 Not used
470 CL Card I/P Fail CL Card I/P Fail Current loop card input fail
471 CL Card O/P Fail CL Card O/P Fail Current loop card output fail
472 to 474 Not used
475 CT Fail Alarm CT Supervision Current transformer supervision fail alarm
476 Circuity Flt Alm BUSBAR Diff Circuity fault alarm
477 VT Fail Alarm VT Supervision Voltage transformer supervision fail alarm
478 ThermalPtrp Alm SW Thermal protection pretrip alarm
479 FAA alarm SW Ageing acceleration factor alarm
480 LOL alarm SW Loss of life alarm
481 Breaker Fail CB FAILURE Breaker Fail Any Trip
482 Ct para mismatch SW Current transformer para-mismatch
483 to 500 Not used
501 W1 V/Hz>1 Alarm Over Fluxing Overfluxing element 1 alarm
502 W1 V/Hz>2 PrTrp Over Fluxing
Overfluxing element 1 pre-trip alarm. It is
asserted when the time left to trip is equal to
the pre-trip time in the setting file.
503 W2 V/Hz>1 Alarm Over Fluxing Overfluxing element 2 alarm
504 W2 V/Hz>2 PrTrp Over Fluxing
Overfluxing element 2 pre-trip alarm. It is
asserted when the time left to trip is equal to
the pre-trip time in the setting file.
505 to 506 Not Used SW
507 Freq Prot Alm SW Frequency Protection Alarm
508 Through flt Alm SW Through fault monitoring alarm
509 to 511 Not Used
512 Battery Fail Self Monitoring Battery Fail alarm indication
513 Field Volts Fail Self Monitoring Field Voltage Failure
514 Not Used
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-17


PL
DDB no. English text Source Description
515 GOOSE IED Absent IEC61850 Enrolled GOOSE IED absent alarm indication
516 NIC Not Fitted IEC61850 Network Interface Card not fitted/failed alarm
517 NIC No Response IEC61850 Network Interface Card not responding alarm
518 NIC Fatal Error IEC61850 Network Interface Card fatal error alarm indication
519 NIC Soft. Reload IEC61850 Network Interface Card software reload alarm
520 Bad TCP/IP Cfg. IEC61850 Bad TCP/IP Configuration Alarm
521 Bad OSI Config. IEC61850 Bad OSI Configuration Alarm
522
NIC Link Fail IEC61850
Network Interface Card link fail alarm
indication
523 NIC SW Mis-Match IEC61850
Main card/NIC software mismatch alarm
indication
524 IP Addr Conflict IEC61850 IP address conflict alarm indication
525 to 550 Not used
551 Block Transdiff PSL Block Transformer Differential protection
552 I(2)/I(1)> A SW 2nd Harmonic A
553 I(2)/I(1)> B SW 2nd Harmonic B
554 I(2)/I(1)> C SW 2nd Harmonic C
555 5nd Har Blk A SW 5th Har Blk A
556 5nd Har Blk B SW 5th Har Blk B
557 5nd Har Blk C SW 5th Har Blk C
558 to 570 Not used
571 Inhibit CTS PSL Inhibits current transformer supervision logic
572 CTS BLK SW
Output from the current transformer
supervision logic. It indicates that any of the
CT circuits has a problem. It may be used to
block the differential element if required.
573 CTS CT1 SW
Output from the current transformer
supervision logic. It indicates that the current
transformer 1 circuit has a problem.
577 CTS CT5
PSL
Output from the current transformer
supervision logic. It indicates that the current
transformer 5 circuit has a problem.
578 to 587
588 Blk TOL PSL
Input to the thermal overload function. When
asserted, it blocks the thermal overload
function.
589 CTS HV PSL
HV winding current transformer supervision. It
is asserted when any of the current
transformer supervision associated to the
current inputs assigned to the HV winding is
asserted.
590 CTS LV PSL
LV winding current transformer supervision. It
is asserted when any of the current
transformer supervision associated to the
current inputs assigned to the LV winding is
asserted.
591 CTS TV PSL
TV winding current transformer supervision. It
is asserted when any of the current
transformer supervision associated to the
current inputs assigned to the TV winding is
asserted.
592 Inhibit VTS PSL
Input to the voltage transformer supervision
logic. When asserted, it inhibits the VTS.
593 Not used
P64x/EN PL/A42 Programmable Logic

(PL) 7-18

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
594 Blk REF HV PSL
Input to the high voltage restricted earth fault
element. When asserted, it blocks the HV
REF.
595 Blk REF LV PSL
Input to the low voltage restricted earth fault
element. When asserted, it blocks the LV REF.
596 Blk REF TV PSL
Input to the tertiary voltage restricted earth fault
element. When asserted, it blocks the TV REF.
597 Not used
598 HV I>1 Timer Blk PSL
Blocks the HV winding phase overcurrent stage
1 time delayed trip.
601 HV I>4 Timer Blk PSL
Blocks the HV winding phase overcurrent stage
4 time delayed trip.
602 Not used
603 LV I>1 Timer Blk PSL
Blocks the LV winding phase overcurrent stage
1 time delayed trip.
606 LV I>4 Timer Blk
PSL
Blocks the LV winding phase overcurrent stage
4 time delayed trip.
607 Not used
608 TV I>1 Timer Blk
PSL
Blocks the TV winding phase overcurrent stage
1 time delayed trip.
611 TV I>4 Timer Blk PSL
Blocks the TV winding phase overcurrent stage
4 time delayed trip.
612 to 637 Not used
638 F<1 Timer Block PSL
Blocks the underfrequency stage 1 time
delayed trip.
641 F<4 Timer Block PSL
Blocks the underfrequency stage 4 time
delayed trip.
642 F>1 Timer Block PSL
Blocks the overfrequency stage 1 time delayed
trip.
643 F>2 Timer Block PSL
Blocks the overfrequency stage 4 time delayed
trip.
644 HV StubBus Enabl PSL
Input to the high voltage stub bus element.
When asserted, it enables the HV stub bus
element. This DDB considers the status of the
HV winding isolator.
645 LV StubBus Enabl PSL
Input to the low voltage stub bus element.
When asserted, it enables the LV stub bus
element. This DDB considers the status of the
LV winding isolator.
646 TV StubBus Enabl PSL
Input to the tertiary voltage stub bus element.
When asserted, it enables the TV stub bus
element. This DDB considers the status of the
TV winding isolator.
647 HV StubBus Act PSL
Output from the HV stub bus logic. If
asserted, the HV stub bus is active.
648 LV StubBus Act PSL
Output from the LV stub bus logic. If asserted,
the LV stub bus is active.
649 TV StubBus Act PSL
Output from the TV stub bus logic. If asserted,
the TV stub bus is active.
650 Stop Freq Track PSL
Internal signal from the frequency tracking
element. It is not available for customer use.
651 HV IN>1 TimeBlk PSL
Blocks the HV earth fault stage 1 time delayed
trip.
654 HV IN>4 TimeBlk PSL
Blocks the HV earth fault stage 4 time delayed
trip.
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-19


PL
DDB no. English text Source Description
655 LV IN>1 TimeBlk PSL
Blocks the LV earth fault stage 1 time delayed
trip.
658 LV IN>4 TimeBlk PSL
Blocks the LV earth fault stage 4 time delayed
trip.
659 TV IN>1 TimeBlk PSL
Blocks the TV earth fault stage 1 time delayed
trip.
662 TV IN>4 Timer Blk PSL
Blocks the TV earth fault stage 4 time delayed
trip.
663 Inhibit HV I2> PSL
Inhibits the HV negative phase sequence
overcurrent function.
664 HV I2>1 TimerBlk PSL
Blocks the HV negative phase sequence
overcurrent stage 1 time delayed trip
667 HV I2>4 TimerBlk PSL
Blocks the HV negative phase sequence
overcurrent stage 4 time delayed trip
668 Inhibit LV I2> PSL
Inhibits the LV negative phase sequence
overcurrent function.
669 LV I2>1 TimerBlk PSL
Blocks the LV negative phase sequence
overcurrent stage 1 time delayed trip
672 LV I2>4 TimerBlk PSL
Blocks the LV negative phase sequence
overcurrent stage 4 time delayed trip
673 Inhibit TV I2> PSL
Inhibits the TV negative phase sequence
overcurrent function.
674 TV I2>1 TimerBlk PSL
Blocks the TV negative phase sequence
overcurrent stage 1 time delayed trip
677 TV I2>4 TimerBlk PSL
Blocks the TV negative phase sequence
overcurrent stage 4 time delayed trip
678 to 697 Not used
698 V<1 Timer Block PSL
Blocks Phase Under Voltage Stage 1 time
delayed trip
699 V<2 Timer Block PSL
Blocks Phase Under Voltage Stage 2 time
delayed trip
700 to 701 Not used
702 V>1 Timer Block PSL
Blocks Phase Over Voltage Stage 1 time
delayed trip
703 V>2 Timer Block PSL
Blocks Phase Over Voltage Stage 2 time
delayed trip
704 to 705 Not used
706 VN>1 Timer Blk PSL
Blocks Residual Over Voltage Stage 1 time
delayed trip
707 VN>2 Timer Blk PSL
Blocks Residual Over Voltage Stage 2 time
delayed trip
708 to 711 Not Used
712 BLK W1 VPERHZ>1 PSL Blocks the overfluxing element 1 trip
713 BLK W2 VPERHZ>1 PSL Blocks the overfluxing element 2 trip
714 CL Input 1 Blk PSL Block Current Loop Input 1 protection
717 CL Input 4 Blk PSL Block Current Loop Input 4 protection
718 CB1 Alarm PSL CB1 Alarm
719 CB1 Closed PSL
Monitors the status of circuit breaker 1. The
status of the CB is required by the dead pole
logic.
726 CB5 Alarm PSL CB5 Alarm
727 CB5 Closed PSL
Monitors the status of circuit breaker 5. The
status of the CB is required by the dead pole
logic.
P64x/EN PL/A42 Programmable Logic

(PL) 7-20

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
728 to 844 Not used
845 Phase A Circuity Flt SW
Phase A circuity fault alarm indicates there is a
problem in the phase A - AC wiring.
846 Phase B Circuity Flt SW
Phase B circuity fault alarm indicates there is a
problem in the phase B - AC wiring.
847 Phase C Circuity Flt SW
Phase C circuity fault alarm indicates there is a
problem in the phase C - AC wiring.
848 to 863 Not Used
864 Commissioning Test SW Monitor Port 1
871 Commissioning Test SW Monitor Port 8
872 to 873 Not Used
874 MCB/VTS PSL
Input to the VTS logic. Signal from external
miniature circuit breaker.
875 Not used
876 Reset Relays/LED PSL Reset Latched Relays & LEDs
877 to 878 Not Used
879 Monitor Blocked PSL IEC60870-5-103 Monitor Blocking
880 Command Blocked PSL IEC60870-5-103 Command Blocking
881 Time Synch PSL
Time synchronism by opto-input to nearest
minute on 0-1 change
882 Test Mode PSL Initiate Test Mode
883 Fault REC TRIG PSL Fault Record Trigger Input
884 SG Select x1 PSL Setting Group Selector x1 (bit 0)
885 SG Select 1x PSL Setting Group Selector 1x (bit 1)
886 Any Trip PSL Any Trip
887 Reset LOL PSL Reset Lost of life
888 Reset Thermal PSL Reset Thermal Overload
889 W1 Reset V/Hz PSL Reset overflux element 1
890 W2 Reset V/Hz PSL Reset overlux element 2
891 Trip Initial FL
Trip Initial (DDB input signal), equivalent to the
Any Trip signal (DDB output signal)
892 to 898 Not used
899 Idiff Trip A DIFF Phase A low set differential trip
900 Idiff Trip B DIFF Phase B low set differential trip
901 Idiff Trip C DIFF Phase C low set differential trip
902 Idiff Trip DIFF Low set differential trip
903 Idiff HS1 Trip A DIFF Phase A high set 1 differential trip
904 Idiff HS1 Trip B DIFF Phase B high set 1 differential trip
905 Idiff HS1 Trip C DIFF Phase C high set 1 differential trip
906 Idiff HS2 Trip A DIFF Phase A high set 2 differential trip
907 Idiff HS2 Trip B DIFF Phase B high set 2 differential trip
908 Idiff HS2 Trip C DIFF Phase C high set 2 differential trip
909 Id Bias Trip A DIFF Phase A differential biased trip
910 Id Bias trip B DIFF Phase B differential biased trip
911 Id Bias trip C DIFF Phase C differential biased trip
912 to 950 Not used
951 REF Trip HV Restricted Earth Fault HV restricted earth fault trip
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-21


PL
DDB no. English text Source Description
952 REF Trip LV Restricted Earth Fault LV restricted earth fault trip
953 REF Trip TV Restricted Earth Fault TV restricted earth fault trip
954 Hot Spot >1 Trip Thermal overload Hottest spot temperature stage 1 trip
955 Hot Spot >2 Trip Thermal overload Hottest spot temperature stage 2 trip
956 Hot Spot >3 Trip Thermal overload Hottest spot temperature stage 3 trip
957 Top Oil >1 Trip Thermal overload Top oil temperature stage 1 trip
958 Top Oil >2 Trip Thermal overload Top oil temperature stage 2 trip
959 Top Oil >3 Trip Thermal overload Top oil temperature stage 3 trip
960 HV I>1 Trip Phase Over Current HV winding phase overcurrent stage 1 trip
961 HV I>1 Trip A Phase Over Current HV winding phase A overcurrent stage 1 trip
962 HV I>1 Trip B Phase Over Current HV winding phase B overcurrent stage 1 trip
963 HV I>1 Trip C Phase Over Current HV winding phase C overcurrent stage 1 trip
972 HV I>4 Trip Phase Over Current HV winding phase overcurrent stage 4 trip
973 HV I>4 Trip A Phase Over Current HV winding phase A overcurrent stage 4 trip
974 HV I>4 Trip B Phase Over Current HV winding phase B overcurrent stage 4 trip
975 HV I>4 Trip C Phase Over Current HV winding phase C overcurrent stage 4 trip
976 LV I>1 Trip Phase Over Current LV winding phase overcurrent stage 1 trip
977 LV I>1 Trip A Phase Over Current LV winding phase A overcurrent stage 1 trip
978 LV I>1 Trip B Phase Over Current LV winding phase B overcurrent stage 1 trip
979 LV I>1 Trip C Phase Over Current LV winding phase C overcurrent stage 1 trip
988 LV I>4 Trip Phase Over Current LV winding phase overcurrent stage 4 trip
989 LV I>4 Trip A Phase Over Current LV winding phase A overcurrent stage 4 trip
990 LV I>4 Trip B Phase Over Current LV winding phase B overcurrent stage 4 trip
991 LV I>4 Trip C Phase Over Current LV winding phase C overcurrent stage 4 trip
992 TV I>1 Trip Phase Over Current TV winding phase overcurrent stage 1 trip
993 TV I>1 Trip A Phase Over Current TV winding phase A overcurrent stage 1 trip
994 TV I>1 Trip B Phase Over Current TV winding phase B overcurrent stage 1 trip
995 TV I>1 Trip C Phase Over Current TV winding phase C overcurrent stage 1 trip
1004 TV I>4 Trip Phase Over Current TV winding phase overcurrent stage 4 trip
1005 TV I>4 Trip A Phase Over Current TV winding phase A overcurrent stage 4 trip
1006 TV I>4 Trip B Phase Over Current TV winding phase B overcurrent stage 4 trip
1007 TV I>4 Trip C Phase Over Current TV winding phase C overcurrent stage 4 trip
1008 to 1103 Not used
1104 CB1 ReTrip 3ph CBF FAILURE Circuit breaker 1 re-trip 3ph
1105 CB1 BkTrip 3ph CBF FAILURE Circuit breaker 1 back-trip 3ph
1112 CB5 ReTrip 3ph CBF FAILURE Circuit breaker 5 re-trip 3ph
1113 CB5 BkTrip 3ph CBF FAILURE Circuit breaker 5 back-trip 3ph
1114 to 1141 Not used
1142 HV IN>1 Trip Earth Fault HV earth fault stage 1 trip
1145 HV IN>4 Trip Earth Fault HV earth fault stage 4 trip
1146 LV IN>1 Trip Earth Fault LV earth fault stage 1 trip
1149 LV IN>4 Trip Earth Fault LV earth fault stage 4 trip
1150 TV IN>1 Trip Earth Fault TV earth fault stage 1 trip
1153 TV IN>4 Trip Earth Fault TV earth fault stage 4 trip
P64x/EN PL/A42 Programmable Logic

(PL) 7-22

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
1154 HV I2>1 Trip
Negative Phase Over
Current
HV winding negative phase overcurrent stage
1 trip
1157 HV I2>4 Trip
Negative Phase Over
Current
HV winding negative phase overcurrent stage
4 trip
1158 LV I2>1 Trip
Negative Phase Over
Current
LV winding negative phase overcurrent stage
1 trip
1161 LV I2>4 Trip
Negative Phase Over
Current
LV winding negative phase overcurrent stage
4 trip
1162 TV I2>1 Trip
Negative Phase Over
Current
TV winding negative phase overcurrent stage
1 trip
1165 TV I2>4 Trip
Negative Phase Over
Current
TV winding negative phase overcurrent stage
4 trip
1166 F>1 Trip Over Frequency Over Frequency Stage 1 Trip
1167 F>2 Trip Over Frequency Over Frequency Stage 2 Trip
1168 F<1 Trip Under Frequency Under Frequency Stage 1 Trip
1171 F<4 Trip Under Frequency Under Frequency Stage 4 Trip
1172 V<1 Trip Phase Under Voltage Undervoltage stage 1 trip
1173 V<2 Trip Phase Under Voltage Undervoltage stage 2 trip
1174 V>1 Trip Phase Over Voltage Overvoltage stage 1 trip
1175 V>2 Trip Phase Over Voltage Overvoltage stage 2 trip
1176 VN>1 Trip Neutral Displacement Residual overvoltage stage 1 trip
1177 VN>2 Trip Neutral Displacement Residual overvoltage stage 2 trip
1178 to 1179 Not used
1180 W1 V/Hz>1 Trip Over Fluxing Overflux element 1 stage 1 trip
1183 W1 V/Hz>4 Trip Over Fluxing Overflux element 1 stage 4 trip
1184 W2 V/Hz>1 Trip Over Fluxing Overflux element 2 stage 1 trip
1187 W2 V/Hz>4 Trip Over Fluxing Overflux element 2 stage 4 trip
1188 RTD 1 Trip RTD Thermal RTD 1 Trip
1197 RTD 10 Trip RTD Thermal RTD 10 Trip
1198 Any RTD Trip RTD Thermal Any RTD Trip
1199 CL Input 1 Trip Current Loop Inputs Current Loop Input 1 Trip
1200 CL Input 2 Trip Current Loop Inputs Current Loop Input 2 Trip
1201 CL Input 3 Trip Current Loop Inputs Current Loop Input 3 Trip
1202 CL Input 4 Trip Current Loop Inputs Current Loop Input 4 Trip
1203 V<1 Trip A/AB Phase Under Voltage 1st Stage Phase U/V Trip A/AB
1204 V<1 Trip B/BC Phase Under Voltage 1st Stage Phase U/V Trip B/BC
1205 V<1 Trip C/CA Phase Under Voltage 1st Stage Phase U/V Trip C/CA
1206 V<2 Trip A/AB Phase Under Voltage 2nd Stage Phase U/V Trip A/AB
1207 V<2 Trip B/BC Phase Under Voltage 2nd Stage Phase U/V Trip B/BC
1208 V<2 Trip C/CA Phase Under Voltage 2nd Stage Phase U/V Trip C/CA
1209 V>1 Trip A/AB Phase Under Voltage 1st Stage Phase O/V Trip A/AB
1210 V>1 Trip B/BC Phase Under Voltage 1st Stage Phase O/V Trip B/BC
1211 V>1 Trip C/CA Phase Under Voltage 1st Stage Phase O/V Trip C/CA
1212 V>2 Trip A/AB Phase Under Voltage 2nd Stage Phase O/V Trip A/AB
1213 V>2 Trip B/BC Phase Under Voltage 2nd Stage Phase O/V Trip B/BC
1214 V>2 Trip C/CA Phase Under Voltage 2nd Stage Phase O/V Trip C/CA
1215 to 1256 Not used
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-23


PL
DDB no. English text Source Description
1257 Extern CB1 Trip External Trip
Input to the circuit breaker logic. It is asserted
when an external protection trips CB1.
1261 Extern CB5 Trip External Trip
Input to the circuit breaker logic. It is asserted
when an external protection trips CB5.
1262 to 1311 Not used
1312 Any Start
Protection Starts
(most)
Any Start
1313 Id Bias Start A DIFF Phase A biased differential element starts
1314 Id Bias Start B DIFF Phase B biased differential element starts
1315 Id Bias Start C DIFF Phase C biased differential element starts
1316 to 1333 Not used
1334 Hot Spot>1 Start Thermal overload Hottest spot temperature stage 1 start
1335 Hot Spot>2 Start Thermal overload Hottest spot temperature stage 2 start
1336 Hot Spot>3 Start Thermal overload Hottest spot temperature stage 2 start
1337 Top Oil >1 start Thermal overload Top oil temperature stage 1 start
1338 Top Oil >2 start Thermal overload Top oil temperature stage 2 start
1339 Top Oil >3 start Thermal overload Top oil temperature stage 3 start
1340 HV I>1 Start Phase Over Current HV winding phase overcurrent stage 1 start
1341 HV I>1 Start A Phase Over Current HV winding phase A overcurrent stage 1 start
1342 HV I>1 Start B Phase Over Current HV winding phase B overcurrent stage 1 start
1343 HV I>1 Start C Phase Over Current HV winding phase C overcurrent stage 1 start
1352 HV I>4 Start Phase Over Current HV winding phase overcurrent stage 4 start
1353 HV I>4 Start A Phase Over Current HV winding phase A overcurrent stage 4 start
1354 HV I>4 Start B Phase Over Current HV winding phase B overcurrent stage 4 start
1355 HV I>4 Start C Phase Over Current HV winding phase C overcurrent stage 4 start
1356 LV I>1 Start Phase Over Current LV winding phase overcurrent stage 1 start
1357 LV I>1 Start A Phase Over Current LV winding phase A overcurrent stage 1 start
1358 LV I>1 Start B Phase Over Current LV winding phase B overcurrent stage 1 start
1359 LV I>1 Start C Phase Over Current LV winding phase C overcurrent stage 1 start
1368 LV I>4 Start Phase Over Current LV winding phase overcurrent stage 4 start
1369 LV I>4 Start A Phase Over Current LV winding phase A overcurrent stage 4 start
1370 LV I>4 Start B Phase Over Current LV winding phase B overcurrent stage 4 start
1371 LV I>4 Start C Phase Over Current LV winding phase C overcurrent stage 4 start
1372 TV I>1 Start Phase Over Current TV winding phase overcurrent stage 1 start
1373 TV I>1 Start A Phase Over Current TV winding phase A overcurrent stage 1 start
1374 TV I>1 Start B Phase Over Current TV winding phase B overcurrent stage 1 start
1375 TV I>1 Start C Phase Over Current TV winding phase C overcurrent stage 1 start
1384 TV I>4 Start Phase Over Current TV winding phase overcurrent stage 4 start
1385 TV I>4 Start A Phase Over Current TV winding phase A overcurrent stage 4 start
1386 TV I>4 Start B Phase Over Current TV winding phase B overcurrent stage 4 start
1387 TV I>4 Start C Phase Over Current TV winding phase C overcurrent stage 4 start
1388 to 1483 Not used
1484 HV IN>1 Start Earth Fault HV earth fault stage 1 start
1487 HV IN>4 Start Earth Fault HV earth fault stage 4 start
1488 LV IN>1 Start Earth Fault LV earth fault stage 1 start
1491 LV IN>4 Start Earth Fault LV earth fault stage 4 start
P64x/EN PL/A42 Programmable Logic

(PL) 7-24

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
1492 TV IN>1 Start Earth Fault TV earth fault stage 1 start
1495 TV IN>4 Start Earth Fault TV earth fault stage 4 start
1496 to 1510 Not used
1511 REF LoZ HV Start REF HV winding low impedance REF start
1512 REF LoZ LV Start REF LV winding low impedance REF start
1513 REF LoZ TV Start REF TV winding low impedance REF start
1514 to 1531 Not used
1532 HV I2>1 Start
Negative Phase Over
Current
HV winding negative phase overcurrent stage
1 start
1535 HV I2>4 Start
Negative Phase Over
Current
HV winding negative phase overcurrent stage
4 start
1536 LV I2>1 Start
Negative Phase Over
Current
LV winding negative phase overcurrent stage
1 start
1539 LV I2>4 Start
Negative Phase Over
Current
LV winding negative phase overcurrent stage
4 start
1540 TV I2>1 Start
Negative Phase Over
Current
TV winding negative phase overcurrent stage
1 start
1543 TV I2>4 Start
Negative Phase Over
Current
TV winding negative phase overcurrent stage
4 start
1544 to 1579 Not used
1580 V<1 Start Phase Under Voltage 1st Stage Phase U/V Start 3ph
1581 V<1 Start A/AB Phase Under Voltage 1st Stage Phase U/V Start A/AB
1582 V<1 Start B/BC Phase Under Voltage 1st Stage Phase U/V Start B/BC
1583 V<1 Start C/CA Phase Under Voltage 1st Stage Phase U/V Start C/CA
1584 V<2 Start Phase Under Voltage 2nd Stage Phase U/V Start 3ph
1585 V<2 Start A/AB Phase Under Voltage 2nd Stage Phase U/V Start A/AB
1586 V<2 Start B/BC Phase Under Voltage 2nd Stage Phase U/V Start B/BC
1587 V<2 Start C/CA Phase Under Voltage 2nd Stage Phase U/V Start C/CA
1588 V>1 Start Phase Over Voltage 1st Stage Phase O/V Start 3ph
1589 V>1 Start A/AB Phase Over Voltage 1st Stage Phase O/V Start A/AB
1590 V>1 Start B/BC Phase Over Voltage 1st Stage Phase O/V Start B/BC
1591 V>1 Start C/CA Phase Over Voltage 1st Stage Phase O/V Start C/CA
1592 V>2 Start Phase Over Voltage 2nd Stage Phase O/V Start 3ph
1593 V>2 Start A/AB Phase Over Voltage 2nd Stage Phase O/V Start A/AB
1594 V>2 Start B/BC Phase Over Voltage 2nd Stage Phase O/V Start B/BC
1595 V>2 Start C/CA Phase Over Voltage 2nd Stage Phase O/V Start C/CA
1596 VN>1 Start Neutral Voltage Residual overvoltage stage 1 start
1597 VN>2 Start Neutral Voltage Residual overvoltage stage 2 start
1598 W1 V/Hz> AlmStrt Over fluxing Overflux element 1 start
1599 W1 V/Hz>1 Start Over fluxing Overflux element 1 stage 1 start
1602 W1 V/Hz>4 Start Over fluxing Overflux element 1 stage 4 start
1603 W2 V/Hz> AlmStrt Over fluxing Overflux element 2 start
1604 W2 V/Hz>1 Start Over fluxing Overflux element 2 stage 1 start
1607 W2 V/Hz>4 Start Over fluxing Overflux element 2 stage 4 start
1608 F<1 Start Under Frequency Under Frequency Stage 1 Start
1611 F<4 Start Under Frequency Under Frequency Stage 4 Start
1612 F>1 Start Over Frequency Over Frequency Stage 1 Start
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-25


PL
DDB no. English text Source Description
1613 F>2 Start Over Frequency Over Frequency Stage 2 Start
1614 CLI1 Alarm Start Current Loop Inputs Current Loop Input 1 Alarm Start
1617 CLI4 Alarm Start Current Loop Inputs Current Loop Input 4 Alarm Start
1618 CLI1 Trip Start Current Loop Inputs Current Loop Input 1 Trip Start
1621 CLI4 Trip Start Current Loop Inputs Current Loop Input 4 Trip Start
1622 to 1677 Not used
1678 CT1A UndCurrent Under Current Fast under current: CT1 Phase A
1679 CT1B UndCurrent Under Current Fast under current: CT1 Phase B
1680 CT1C UndCurrent Under Current Fast under current: CT1 Phase C
1690 CT5A UndCurrent Under Current Fast under current: CT5 Phase A
1691 CT5B UndCurrent Under Current Fast under current: CT5 Phase B
1692 CT5C UndCurrent Under Current Fast under current: CT5 Phase C
1693 HV UndCurrent Under Current Fast under current: HV
1694 LV UndCurrent Under Current Fast under current: LV
1695 TV UndCurrent Under Current Fast under current: TV
1696 to 1727 Not used
1728 RTD 1 Alarm RTD Thermal RTD 1 Alarm
1737 RTD 10 Alarm RTD Thermal RTD 10 Alarm
1738 VTS Acc Ind VTS Accelerate Indication
1739 VTS Volt Dep VT Supervision Any Voltage Dependent
1740 VTS IA> VT Supervision Ia Over Threshold
1741 VTS IB> VT Supervision Ib Over Threshold
1742 VTS IC> VT Supervision Ic Over Threshold
1743 VTS VA> VT Supervision Va Over Threshold
1744 VTS VB> VT Supervision Vb Over Threshold
1745 VTS VC> VT Supervision Vc Over Threshold
1746 VTS I2> VT Supervision I2 Over Threshold
1747 VTS V2> VT Supervision V2 Over Threshold
1748 VTS IA delta> VT Supervision Superimposed Ia Over Threshold
1749 VTS IB delta> VT Supervision Superimposed Ib Over Threshold
1750 VTS IC delta> VT Supervision Superimposed Ic Over Threshold
1751 Freq High Frequency Tracking Freq High
1752 Freq Low Frequency Tracking Freq Low
1753 Freq Not found Frequency Tracking Freq Not Found
1754 to 1771 Not used
1772 All Poles Dead VT Supervision All Poles Dead
1773 Any Pole Dead VT Supervision Any Pole Dead
1774 Pole Dead A VT Supervision Pole Dead A
1775 Pole Dead B VT Supervision Pole Dead B
1776 Pole Dead C VT Supervision Pole Dead C
1777 TF OC Start TF Monitoring
Internal signal used in the through fault
monitoring function.
1778 TF OC End TF Monitoring
Internal signal used in the through fault
monitoring function.
1779 TF Recorder trig TF Monitoring
Internal signal used in the through fault
monitoring function to trigger the event record.
P64x/EN PL/A42 Programmable Logic

(PL) 7-26

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
1780 to 1789 Not used
1790 CB1F Non I Tr-1 Fixed logic
Internal signal used in the circuit breaker
failure logic. It is not available for customer
use.
1790 CB1F Non I Trip Fixed logic
Internal signal used in the circuit breaker
failure logic. It is not available for customer
use.
1792 to 1799 Not used
1800 VTS Fast Block SW
VT Supervision Fast Block - blocks elements
which would otherwise mal-operate
immediately after a fuse failure event occurs
1801 VTS Slow Block SW
VT Supervision Slow Block - blocks elements
which would otherwise mal-operate some time
after a fuse failure event occurs
1802 to 1823 Not used
1824 Control Input 1 User Control 1 Control Input 1
1855 Control Input 32 User Control 32 Control Input 32
1856 Virtual Input 01 IEC61850 GOOSE Virtual Input 01
1887 Virtual Input 32 IEC61850 GOOSE Virtual Input 32
1888 Virtual Output01 PSL Virtual Output 01
1919 Virtual Output32 PSL Virtual Output 32
1920 PSL Int. 1 PSL PSL Internal connection
2047 PSL Int. 128 PSL PSL Internal connection
1.8 Description of logic nodes for software version 02B
DDB no. English text Source Description
0
Output R1
(User definable)
Relay Conditioner Output Relay 1 is on
11
Output R12
(User definable)
Relay Conditioner Output Relay 12 is on
12
Output R13
(User definable)
Relay Conditioner Output Relay 13 is on (P643,5 only)
23
Output R24
(User definable)
Relay Conditioner Output Relay 24 is on (P643,5 only)
24 to 63 Not used
64
Input L1
(User definable)
Opto Isolator Input Opto Isolator 1
75
Input L12
(User definable)
Opto Isolator Input Opto Isolator 12
76
Input L13
(User definable)
Opto Isolator Input Opto Isolator 13 (P643,5 only)
87
Input L24
(User definable)
Opto Isolator Input Opto Isolator 24 (P643,5 only)
88 to 127 Not used
128 Relay Cond 1 PSL Input signal driving Relay 1 is on
139 Relay Cond 12 PSL Input signal driving Relay 12 is on
140 Relay Cond 13 PSL Input signal driving Relay 13 is on (P643,5 only)
151 Relay Cond 24 PSL Input signal driving Relay 24 is on (P643,5 only)
152 Relay Cond 24 PSL Input signal driving Relay 25 is on (P645 only)
159 Relay Cond 32 PSL Input signal driving Relay 32 is on (P645 only)
160 to 191 Not used
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-27


PL
DDB no. English text Source Description
192 LED1 Red PSL Tri-LED - 1 Red (P643,5 only)
193 LED1 Grn PSL Tri-LED - 1 - Green (P643,5 only)
206 LED8 Red PSL Tri-LED - 8 - Red (P643,5 only)
207 LED8 Grn PSL Tri-LED - 8 - Green (P643,5 only)
208 FnKey LED1 Red PSL Tri-LED - 9 - Red (P643,5 only)
209 FnKey LED1 Grn PSL Tri-LED - 9 - Green (P643,5 only)
226 FnKey LED10 Red PSL Tri-LED - 18 - Red (P643,5 only)
227 FnKey LED10 Grn PSL Tri-LED - 18 - Green (P643,5 only)
228 to 255 Not used
256 LED1 Con R PSL Tri-LED Conditioner - 1 - Red (P643,5 only)
257 LED1 Con G PSL Tri-LED Conditioner- 1 - Green (P643,5 only)
270 LED8 Con R PSL Tri-LED Conditioner - 8 - Red (P643,5 only)
271 LED8 Con G PSL Tri-LED Conditioner - 8 - Green (P643,5 only)
272 FnKey LED1 ConR PSL Tri-LED Conditioner - 9 - Red (P643,5 only)
273 FnKey LED1 ConG PSL Tri-LED Conditioner - 9 - Green (P643,5 only)
290 FnKey LED10 ConR PSL Tri-LED Conditioner - 18 - Red (P643,5 only)
291 FnKey LED10 ConG PSL Tri-LED Conditioner - 18 - Green (P643,5 only)
292 to 319 Not used
320 LED 1 LED Conditioner IN 1 LED 1 (P642 only)
327 LED 8 LED Conditioner IN 8 LED 8 (P642 only)
328 LED Cond IN 1 PSL LED Conditioner IN 1 (P642 only)
335 LED Cond IN 8 PSL LED Conditioner IN 8 (P642 only)
336 to 351 Not used
352 Function Key 1 User Control Function Key 1 (P643,5 only)
361 Function Key 10 User Control Function Key 10 (P643,5 only)
362 to 383 Not used
384 Timer out 1 Auxiliary Timer 1 Auxiliary Timer out 1
399 Timer out 16 Auxiliary Timer 16 Auxiliary Timer out 16
400 to 415 Not used
416 Timer in 1 PSL Auxiliary Timer in 1
431 Timer in 16 PSL Auxiliary Timer in 16
432 to 449 Not used
450 SG-DDB Invalid Group Selection Setting Group selection by DDB inputs invalid
451 CB Status Alarm CB Status
Circuit breaker status alarm (this DDB is not
operative because the CB Monitoring function is
not available)
452 RTD Thermal Alm RTD Thermal RTD Thermal Alarm
453 RTD Open Cct RTD Thermal RTD Open Circuit Failure
454 RTD short Cct RTD Thermal RTD Short Circuit Failure
455 RTD Data Error RTD Thermal RTD Data Inconsistency Error
456 RTD Board Fail RTD Thermal RTD Board Failure
457 CL Input 1 Alarm Current Loop Inputs Current Loop Input 1 Alarm
458 CL Input 2 Alarm Current Loop Inputs Current Loop Input 2 Alarm
459 CL Input 3 Alarm Current Loop Inputs Current Loop Input 3 Alarm
460 CL Input 4 Alarm Current Loop Inputs Current Loop Input 4 Alarm
461 CLI1 I< Fail Alm Current Loop Inputs Current Loop Input 1 Undercurrent Fail Alarm
P64x/EN PL/A42 Programmable Logic

(PL) 7-28

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
462 CLI2 I< Fail Alm Current Loop Inputs Current Loop Input 2 Undercurrent Fail Alarm
463 CLI3 I< Fail Alm Current Loop Inputs Current Loop Input 3 Undercurrent Fail Alarm
464 CLI4 I< Fail Alm Current Loop Inputs Current Loop Input 4 Undercurrent Fail Alarm
465 Prot'n Disabled SW
Protection Disabled typically out of service due
to test mode
466 F out of range Frequency Tracking Frequency out of range
467 to 469 Not used
470 CL Card I/P Fail CL Card I/P Fail Current loop card input fail
471 CL Card O/P Fail CL Card O/P Fail Current loop card output fail
472 to 474 Not used
475 CT Fail Alarm CT Supervision Current transformer supervision fail alarm
476 Circuity Flt Alm BUSBAR Diff Circuity fault alarm
477 VT Fail Alarm VT Supervision
Voltage transformer supervision fail alarm
(P643, 5 only)
478 ThermalPtrp Alm SW Thermal protection pretrip alarm
479 FAA alarm SW Ageing acceleration factor alarm
480 LOL alarm SW Loss of life alarm
481 Breaker Fail CB FAILURE Breaker Fail Any Trip
482 Ct para mismatch SW Current transformer para mismatch
483 to 500 Not used
501 W1 V/Hz>1 Alarm Over Fluxing Overfluxing element 1 alarm. (P643, 5 only)
502 W1 V/Hz>2 PrTrp Over Fluxing
Overfluxing element 1 pre-trip alarm. It is
asserted when the time left to trip is equal to the
pre-trip time in the setting file. (P643, 5 only)
503 W2 V/Hz>1 Alarm Over Fluxing Overfluxing element 2 alarm.
504 W2 V/Hz>2 PrTrp Over Fluxing
Overfluxing element 2 pre-trip alarm. It is
asserted when the time left to trip is equal to the
pre-trip time in the setting file.
505 to 506 Not Used SW
507 Freq Prot Alm SW Frequency Protection Alarm
508 Through flt Alm SW Through fault Alarm
509 to 511 Not Used
512 Battery Fail Self Monitoring Battery Fail alarm indication
513 Field Volts Fail Self Monitoring Field Voltage Failure
514 Not Used
515 GOOSE IED Absent IEC61850 Enrolled GOOSE IED absent alarm indication
516 NIC Not Fitted IEC61850 Network Interface Card not fitted/failed alarm
517 NIC No Response IEC61850 Network Interface Card not responding alarm
518 NIC Fatal Error IEC61850 Network Interface Card fatal error alarm indication
519 NIC Soft. Reload IEC61850 Network Interface Card software reload alarm
520 Bad TCP/IP Cfg. IEC61850 Bad TCP/IP Configuration Alarm
521 Bad OSI Config. IEC61850 Bad OSI Configuration Alarm
522 NIC Link Fail IEC61850 Network Interface Card link fail alarm indication
523 NIC SW Mis-Match IEC61850
Main card/NIC software mismatch alarm
indication
524 IP Addr Conflict IEC61850 IP address conflict alarm indication
525 to 550 Not used
551 Block Transdiff PSL Block Transformer Differential protection
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-29


PL
DDB no. English text Source Description
552 I(2)/I(1)> A SW 2nd Harmonic A
553 I(2)/I(1)> B SW 2nd Harmonic B
554 I(2)/I(1)> C SW 2nd Harmonic C
555 5nd Har Blk A SW 5th Harmonic Block A
556 5nd Har Blk B SW 5th Harmonic Block B
557 5nd Har Blk C SW 5th Harmonic Block C
558 to 561 Not used
562 V<1 Timer Block PSL Blocks Phase Under Voltage Stage 1 time delay
563 V<2 Timer Block PSL Blocks Phase Under Voltage Stage 2 time delay
564 V>1 Timer Block PSL Blocks Phase Over Voltage Stage 1 time delay
565 V>2 Timer Block PSL Blocks Phase Over Voltage Stage 2 time delay
566 VN>1 Timer Blk PSL
Blocks Residual Over Voltage Stage 1 time
delay
567 VN>2 Timer Blk PSL
Blocks Residual Over Voltage Stage 2 time
delay
568 to 570 Not used
571 Inhibit CTS PSL Inhibits current transformer supervision
572 CTS BLK SW
Output from the current transformer supervision
logic. It indicates that any of the CT circuits has
a problem. It may be used to block the
differential element if required.
573 CTS CT1 SW
Output from the current transformer supervision
logic. It indicates that the current transformer 1
circuit has a problem.
577 CTS CT5 PSL
Output from the current transformer supervision
logic. It indicates that the current transformer 5
circuit has a problem.
578 to 587 Not used
588 Blk TOL PSL
Input to the thermal overload function. When
asserted it blocks the thermal overload function.
589 CTS HV PSL
HV winding current transformer supervision. It is
asserted when any of the current transformer
supervision, associated with the current inputs
assigned to the HV winding, are asserted.
590 CTS LV PSL
LV winding current transformer supervision. It is
asserted when any of the current transformer
supervision, associated with the current inputs
assigned to the LV winding, are asserted.
591 CTS TV PSL
TV winding current transformer supervision. It is
asserted when any of the current transformer
supervision, associated with the current inputs
assigned to the TV winding, are asserted
(P643,5 only).
592 Inhibit VTS PSL
Input to the voltage transformer supervision.
When asserted it inhibits the VTS (P643,5 only).
593 Not used
594 Blk REF HV
PSL
Input to the high voltage restricted earth fault
element. When asserted it blocks the HV REF.
595 Blk REF LV PSL
Input to the low voltage restricted earth fault
element. When asserted it blocks the LV REF.
596 Blk REF TV PSL
Input to the tertiary voltage restricted earth fault
element. When asserted it blocks the TV REF.
(P643,5 only)
597 Not used
P64x/EN PL/A42 Programmable Logic

(PL) 7-30

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
598 HV I>1 Timer Blk PSL
Blocks the HV winding phase overcurrent stage
1 time delayed trip.
601 HV I>4 Timer Blk PSL
Blocks the HV winding phase overcurrent stage
4 time delayed trip.
602 Not used
603 LV I>1 Timer Blk PSL
Blocks the LV winding phase overcurrent stage
1 time delayed trip.
606 LV I>4 Timer Blk PSL
Blocks the LV winding phase overcurrent stage
4 time delayed trip.
607 Not used
608 TV I>1 Timer Blk PSL
Blocks the TV winding phase overcurrent stage
1 time delayed trip. (P643,5 only)
611 TV I>4 Timer Blk PSL
Blocks the TV winding phase overcurrent stage
4 time delayed trip. (P643,5 only)
612 to 637 Not used
638 F<1 Timer Block PSL
Blocks the underfrequency stage 1 time delayed
trip.
641 F<4 Timer Block PSL
Blocks the underfrequency stage 4 time delayed
trip.
642 F>1 Timer Block PSL
Blocks the overfrequency stage 1 time delayed
trip.
643 F>2 Timer Block PSL
Blocks the overfrequency stage 4 time delayed
trip.
644 HV StubBus Enabl PSL
Input to the high voltage stub bus element.
When asserted it enables the HV stub bus
element. This DDB considers the status of the
HV winding isolator (P643,5 only).
645 LV StubBus Enabl PSL
Input to the low voltage stub bus element. When
asserted it enables the LV stub bus element.
This DDB considers the status of the LV winding
isolator (P643,5 only).
646 TV StubBus Enabl PSL
Input to the tertiary voltage stub bus element.
When asserted it enables the TV stub bus
element. This DDB considers the status of the
TV winding isolator (P645 only).
647 HV StubBus Act PSL
Output from the HV stub bus logic. When
asserted the HV stub bus is actived (P643,5
only.
648 LV StubBus Act PSL
Output from the LV stub bus logic. When
asserted the LV stub bus is actived (P643,5
only).
649 TV StubBus Act PSL
Output from the TV stub bus logic. When
asserted the TV stub bus is actived (P645 only).
650 Stop Freq Track PSL
Internal signal from the frequency tracking
element. It is not available for customer use.
651 HV IN>1 TimeBlk PSL
Blocks the HV earth fault stage 1 time delayed
trip.
654 HV IN>4 TimeBlk PSL
Blocks the HV earth fault stage 4 time delayed
trip.
655 LV IN>1 TimeBlk PSL
Blocks the LV earth fault stage 1 time delayed
trip.
658 LV IN>4 TimeBlk PSL
Blocks the LV earth fault stage 4 time delayed
trip.
659 TV IN>1 TimeBlk PSL
Blocks the TV earth fault stage 1 time delayed
trip. (P643,5 only)
662 TV IN>4 TimeBlk PSL
Blocks the TV earth fault stage 4 time delayed
trip. (P643,5 only)
663 to 671 Not used
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-31


PL
DDB no. English text Source Description
672 Virtual Output 01 Virtual Output 01
703 Virtual Output 32 Virtual Output 32
704 to 711 Not used
712 BLK W1 VPERHZ>1 BLK W2 VPERHZ>1 (P643,5 only)
713 BLK W2 VPERHZ>1 BLK W2 VPERHZ>1
714 CL Input 1 Blk Block Current Loop Input 1 protection
717 CL Input 4 Blk Block Current Loop Input 4 protection
718 CB1 Alarm PSL CB1 Alarm
719 CB1 Closed PSL CB1 Closed
720 CB2 Alarm PSL CB2 Alarm
721 CB2 Closed PSL CB2 Closed
722 CB3 Alarm PSL CB3 Alarm (P643,5 only)
723 CB3 Closed PSL CB3 Closed (P643,5 only)
724 CB4 Alarm PSL CB4 Alarm (P645 only)
725 CB4 Closed PSL CB4 Closed (P645 only)
726 CB5 Alarm PSL CB5 Alarm (P645 only)
727 CB5 Closed PSL CB5 Closed (P645 only)
728 to 844 Not used
845 Phase A Circuity Flt SW
Phase A circuity fault alarm indicates there is a
problem in the phase A - AC wiring.
846 Phase B Circuity Flt SW
Phase B circuity fault alarm indicates there is a
problem in the phase B - AC wiring.
847 Phase C Circuity Flt SW
Phase C circuity fault alarm indicates there is a
problem in the phase C - AC wiring.
848 Not used
849
Inhibit HV I2>1 PSL
Inhibits the HV negative phase sequence
overcurrent function.
850
HV I2>1 TimerBlk PSL
Blocks the HV negative phase sequence
overcurrent stage 1 time delayed trip
853
HV I2>4 TimerBlk PSL
Blocks the HV negative phase sequence
overcurrent stage 4 time delayed trip
854
Inhibit LV I2>1 PSL
Inhibits the LV negative phase sequence
overcurrent function.
855 LV I2>1 TimerBlk PSL
Blocks the LV negative phase sequence
overcurrent stage 1 time delayed trip
858 LV I2>4 TimerBlk PSL
Blocks the LV negative phase sequence
overcurrent stage 4 time delayed trip
859 Inhibit TV I2>1 PSL
Inhibits the TV negative phase sequence
overcurrent function.
860 TV I2>1 TimerBlk PSL
Blocks the TV negative phase sequence
overcurrent stage 1 time delayed trip
863 TV I2>4 TimerBlk PSL
Blocks the TV negative phase sequence
overcurrent stage 4 time delayed trip
864 Commissioning Test SW Monitor Port 1
871 Commissioning Test SW Monitor Port 8
872 to 873 Not Used
874 MCB/VTS PSL
Input to the VTS logic. Signal from external
miniature circuit breaker. (P643,5 only)
875 Not used PSL
876 Reset Relays/LED PSL Reset Latched Relays & LEDs
P64x/EN PL/A42 Programmable Logic

(PL) 7-32

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
877 to 878 Not Used
879 Monitor Blocked PSL IEC60870-5-103 Monitor Blocking
880 Command Blocked PSL IEC60870-5-103 Command Blocking
881
Time Synch PSL
Time synchronise to nearest minute on 0-1
change
882 Test Mode PSL Initiate Test Mode
883 Fault REC TRIG PSL Fault Record Trigger Input
884 SG Select x1 PSL Setting Group Selector x1 (bit 0)
885 SG Select 1x PSL Setting Group Selector 1x (bit 1)
886 Any Trip PSL Any Trip
887 Reset LOL PSL Rest Lost of life
888 Reset Thermal PSL Rest Thermal Overload
889 W1 Reset V/Hz PSL Reset overflux element 1
890 W2 Reset V/Hz PSL Reset overflux element 2
891 Trip Initial FL
Trip Initial (DDB input signal), equivalent to the
Any Trip signal (DDB output signal)
892 to 898 Not used
899 Idiff Trip A DIFF Phase A low set differential trip
900 Idiff Trip B DIFF Phase B low set differential trip
901 Idiff Trip C DIFF Phase C low set differential trip
902 Idiff Trip DIFF Low set differential trip
903 Idiff HS1 Trip A DIFF Phase A high set 1 differential trip
904 Idiff HS1 Trip B DIFF Phase B high set 1 differential trip
905 Idiff HS1 Trip C DIFF Phase C high set 1 differential trip
906 Idiff HS2 Trip A DIFF Phase A high set 2 differential trip
907 Idiff HS2 Trip B DIFF Phase B high set 2 differential trip
908 Idiff HS2 Trip C DIFF Phase C high set 2 differential trip
909 Id Bias Trip A DIFF Phase A differential biased trip
910 Id Bias trip B DIFF Phase B differential biased trip
911 Id Bias trip C DIFF Phase C differential biased trip
912 to 950 Not used
951 REF Trip HV
Restricted Earth
Fault
HV restricted earth fault trip
952
REF Trip LV
Restricted Earth
Fault
LV restricted earth fault trip
953
REF Trip TV
Restricted Earth
Fault
TV restricted earth fault trip
954 Hot Spot >1 Trip Thermal overload Hottest spot temperature stage 1 trip
955 Hot Spot >2 Trip Thermal overload Hottest spot temperature stage 2 trip
956 Hot Spot >3 Trip Thermal overload Hottest spot temperature stage 3 trip
957 Top Oil >1 Trip Thermal overload Top oil temperature stage 1 trip
958 Top Oil >2 Trip Thermal overload Top oil temperature stage 2 trip
959 Top Oil >3 Trip Thermal overload Top oil temperature stage 3 trip
960 HV I>1 Trip Phase Over Current HV winding phase overcurrent stage 1 trip
961 HV I>1 Trip A Phase Over Current HV winding phase A overcurrent stage 1 trip
962 HV I>1 Trip B Phase Over Current HV winding phase B overcurrent stage 1 trip
963 HV I>1 Trip C Phase Over Current HV winding phase C overcurrent stage 1 trip
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-33


PL
DDB no. English text Source Description
972 HV I>4 Trip Phase Over Current HV winding phase overcurrent stage 4 trip
973 HV I>4 Trip A Phase Over Current HV winding phase A overcurrent stage 4 trip
974 HV I>4 Trip B Phase Over Current HV winding phase B overcurrent stage 4 trip
975 HV I>4 Trip C Phase Over Current HV winding phase C overcurrent stage 4 trip
976 LV I>1 Trip Phase Over Current LV winding phase overcurrent stage 1 trip
977 LV I>1 Trip A Phase Over Current LV winding phase A overcurrent stage 1 trip
978 LV I>1 Trip B Phase Over Current LV winding phase B overcurrent stage 1 trip
979 LV I>1 Trip C Phase Over Current LV winding phase C overcurrent stage 1 trip
988 LV I>4 Trip Phase Over Current LV winding phase overcurrent stage 4 trip
989 LV I>4 Trip A Phase Over Current LV winding phase A overcurrent stage 4 trip
990 LV I>4 Trip B Phase Over Current LV winding phase B overcurrent stage 4 trip
991 LV I>4 Trip C Phase Over Current LV winding phase C overcurrent stage 4 trip
992 TV I>1 Trip Phase Over Current TV winding phase overcurrent stage 1 trip
993 TV I>1 Trip A Phase Over Current
TV winding phase A overcurrent stage 1 trip
(P643,5 only)
994 TV I>1 Trip B Phase Over Current
TV winding phase B overcurrent stage 1 trip
(P643,5 only)
995 TV I>1 Trip C Phase Over Current
TV winding phase C overcurrent stage 1 trip
(P643,5 only)
1004 TV I>4 Trip Phase Over Current
TV winding phase overcurrent stage 4 trip
(P643,5 only)
1005 TV I>4 Trip A Phase Over Current
TV winding phase A overcurrent stage 4 trip
(P643,5 only)
1006 TV I>4 Trip B Phase Over Current
TV winding phase B overcurrent stage 4 trip
(P643,5 only)
1007 TV I>4 Trip C Phase Over Current
TV winding phase C overcurrent stage 4 trip
(P643,5 only)
1008 to 1043 Not used
1044 HV IN>1 Trip Phase Over Current HV IN>1 Trip
1047 HV IN>4 Trip Phase Over Current HV IN>4 Trip
1048 LV IN>1 Trip Phase Over Current LV IN>1 Trip
1051 LV IN>4 Trip Phase Over Current LV IN>4 Trip
1052 TV IN>1 Trip Phase Over Current TV IN>1 Trip (P643,5 only)
1055 TV IN>4 Trip Phase Over Current TV IN>4 Trip (P643,5 only)
1056 Quality VIP 1 IEC61850 GOOSE Virtual input 1 Quality bit
1119 Quality VIP 64 IEC61850 GOOSE Virtual input 64 Quality bit
1120 PubPres VIP 1 IEC61850 GOOSE Virtual input 1 publisher bit
1183 PubPres VIP 64 IEC61850 GOOSE Virtual input 64 publisher bit
1184 to 1187 Not used
1188 RTD 1 Trip RTD Thermal RTD 1 Trip
1197 RTD 10 Trip RTD Thermal RTD 10 Trip
1198 Any RTD Trip RTD Thermal Any RTD Trip
1199 CL Input 1 Trip Current Loop Inputs Current Loop Input 1 Trip
1200 CL Input 2 Trip Current Loop Inputs Current Loop Input 2 Trip
1201 CL Input 3 Trip Current Loop Inputs Current Loop Input 3 Trip
1202 CL Input 4 Trip Current Loop Inputs Current Loop Input 4 Trip
1203 V<1 Trip A/AB Phase Under Voltage 1st Stage Phase U/V Trip A/AB
1204 V<1 Trip B/BC Phase Under Voltage 1st Stage Phase U/V Trip B/BC
P64x/EN PL/A42 Programmable Logic

(PL) 7-34

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
1205 V<1 Trip C/CA Phase Under Voltage 1st Stage Phase U/V Trip C/CA
1206 V<2 Trip A/AB Phase Under Voltage 2nd Stage Phase U/V Trip A/AB
1207 V<2 Trip B/BC Phase Under Voltage 2nd Stage Phase U/V Trip B/BC
1208 V<2 Trip C/CA Phase Under Voltage 2nd Stage Phase U/V Trip C/CA
1209 V>1 Trip A/AB Phase Under Voltage 1st Stage Phase O/V Trip A/AB
1210 V>1 Trip B/BC Phase Under Voltage 1st Stage Phase O/V Trip B/BC
1211 V>1 Trip C/CA Phase Under Voltage 1st Stage Phase O/V Trip C/CA
1212 V>2 Trip A/AB Phase Under Voltage 2nd Stage Phase O/V Trip A/AB
1213 V>2 Trip B/BC Phase Under Voltage 2nd Stage Phase O/V Trip B/BC
1214 V>2 Trip C/CA Phase Under Voltage 2nd Stage Phase O/V Trip C/CA
1215 Not used
1216 HV I2>1 Trip
Negative Phase Over
Current
HV winding negative phase overcurrent stage 1
trip
1219 HV I2>4 Trip
Negative Phase Over
Current
HV winding negative phase overcurrent stage 4
trip
1220 LV I2>1 Trip
Negative Phase Over
Current
LV winding negative phase overcurrent stage 1
trip
1223 LV I2>4 Trip
Negative Phase Over
Current
LV winding negative phase overcurrent stage 4
trip
1224 TV I2>1 Trip
Negative Phase Over
Current
TV winding negative phase overcurrent stage 1
trip
1227 TV I2>4 Trip
Negative Phase Over
Current
TV winding negative phase overcurrent stage 4
trip
1228 F>1 Trip Over Frequency Over Frequency Stage 1 Trip
1229 F>2 Trip Over Frequency Over Frequency Stage 2 Trip
1230 F<1 Trip Under Frequency Under Frequency Stage 1 Trip
1233 F<4 Trip Under Frequency Under Frequency Stage 4 Trip
1234 V<1 Trip Phase Under Voltage 1st stage phase undervoltage trip 3ph
1235 V<2 Trip Phase Under Voltage 2nd stage phase undervoltage trip 3ph
1236 V>1 Trip Phase Over Voltage 1st stage phase overvoltage trip 3ph
1237 V>2 Trip Phase Over Voltage 2nd stage phase overvoltage trip 3ph
1238 VN>1 Trip Neutral Displacement 1st stage residual overvoltage trip
1239 VN>2 Trip Neutral Displacement 2nd stage residual overvoltage trip
1240 W1 V/Hz>1 Trip Over Fluxing Overflux element 1 stage 1 trip
1243 W1 V/Hz>4 Trip Over Fluxing Overflux element 1 stage 4 trip
1244 W2 V/Hz>1 Trip Over Fluxing Overflux element 2 stage 1 trip
1247 W2 V/Hz>4 Trip Over Fluxing Overflux element 2 stage 4 trip
1248 to 1256 Not used
1257 Extern CB1 Trip External Trip
Input to the circuit breaker logic. It is asserted
when an external protection trips CB1.
1258 Extern CB2 Trip External Trip
Input to the circuit breaker logic. It is asserted
when an external protection trips CB2.
1259 Extern CB3 Trip External Trip
Input to the circuit breaker logic. It is asserted
when an external protection trips CB3. (P643,5
only)
1260 Extern CB4 Trip External Trip
Input to the circuit breaker logic. It is asserted
when an external protection trips CB4.(P645
only)
1261 Extern CB5 Trip External Trip
Input to the circuit breaker logic. It is asserted
when an external protection trips CB5. (P645 only)
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-35


PL
DDB no. English text Source Description
1262 to 1311 Not used
1312 Any Start
Protection Starts
(most)
Any Start
1313 Id Bias Start A DIFF Phase A biased differential element starts
1314 Id Bias Start B DIFF Phase B biased differential element starts
1315 Id Bias Start C DIFF Phase C biased differential element starts
1316 to 1333 Not used
1334 Hot Spot>1 Start Thermal overload Hottest spot temperature stage 1 start
1335 Hot Spot>2 Start Thermal overload Hottest spot temperature stage 2 start
1336 Hot Spot>3 Start Thermal overload Hottest spot temperature stage 2 start
1337 Top Oil >1 start Thermal overload Top oil temperature stage 1 start
1338 Top Oil >2 start Thermal overload Top oil temperature stage 2 start
1339 Top Oil >3 start Thermal overload Top oil temperature stage 3 start
1340 HV I>1 Start Phase Over Current HV winding phase overcurrent stage 1 start
1341 HV I>1 Start A Phase Over Current HV winding phase A overcurrent stage 1 start
1342 HV I>1 Start B Phase Over Current HV winding phase B overcurrent stage 1 start
1343 HV I>1 Start C Phase Over Current HV winding phase C overcurrent stage 1 start
1352 HV I>4 Start Phase Over Current HV winding phase overcurrent stage 4 start
1353 HV I>4 Start A Phase Over Current HV winding phase A overcurrent stage 4 start
1354 HV I>4 Start B Phase Over Current HV winding phase B overcurrent stage 4 start
1355 HV I>4 Start C Phase Over Current HV winding phase C overcurrent stage 4 start
1356 LV I>1 Start Phase Over Current LV winding phase overcurrent stage 1 start
1357 LV I>1 Start A Phase Over Current LV winding phase A overcurrent stage 1 start
1358 LV I>1 Start B Phase Over Current LV winding phase B overcurrent stage 1 start
1359 LV I>1 Start C Phase Over Current LV winding phase C overcurrent stage 1 start
1368 LV I>4 Start Phase Over Current LV winding phase overcurrent stage 4 start
1369 LV I>4 Start A Phase Over Current LV winding phase A overcurrent stage 4 start
1370 LV I>4 Start B Phase Over Current LV winding phase B overcurrent stage 4 start
1371 LV I>4 Start C Phase Over Current LV winding phase C overcurrent stage 4 start
1372 TV I>1 Start Phase Over Current
TV winding phase overcurrent stage 1 start
(P643,5 only)
1373 TV I>1 Start A Phase Over Current
TV winding phase A overcurrent stage 1 start
(P643,5 only)
1374 TV I>1 Start B Phase Over Current
TV winding phase B overcurrent stage 1 start
(P643,5 only)
1375 TV I>1 Start C Phase Over Current
TV winding phase C overcurrent stage 1 start
(P643,5 only)
1384 TV I>4 Start Phase Over Current
TV winding phase overcurrent stage 4 start
(P643,5 only)
1385 TV I>4 Start A Phase Over Current
TV winding phase A overcurrent stage 4 start
(P643,5 only)
1386 TV I>4 Start B Phase Over Current
TV winding phase B overcurrent stage 4 start
(P643,5 only)
1387 TV I>4 Start C Phase Over Current
TV winding phase C overcurrent stage 4 start
(P643,5 only)
1388 to 1483 Not used
1484 HV IN>1 Start Earth Fault HV earth fault stage 1 start
1487 HV IN>4 Start Earth Fault HV earth fault stage 4 start
P64x/EN PL/A42 Programmable Logic

(PL) 7-36

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
1488 LV IN>1 Start Earth Fault LV earth fault stage 1 start
1491 LV IN>4 Start Earth Fault LV earth fault stage 4 start
1492 TV IN>1 Start Phase Over Current TV earth fault stage 1 start (P643,5 only)
1495 TV IN>4 Start Phase Over Current TV earth fault stage 4 start (P643,5 only)
1496 to 1510 Not used
1511 REF LoZ HV Start REF HV winding low impedance REF start
1512 REF LoZ LV Start REF LV winding low impedance REF start
1513 REF LoZ TV Start REF
TV winding low impedance REF start (P643,5
only)
1514 to 1527 Not used
1528 CB1 ReTrip 3ph CBF FAILURE Circuit breaker 1 re-trip 3ph
1529 CB1 BkTrip 3ph CBF FAILURE Circuit breaker 1 back-trip 3ph
1530 CB2 ReTrip 3ph CBF FAILURE Circuit breaker 2 re-trip 3ph
1531 CB2 BkTrip 3ph CBF FAILURE Circuit breaker 2 back-trip 3ph
1532 CB3 ReTrip 3ph CBF FAILURE Circuit breaker 3 re-trip 3ph (P643,5 only)
1533 CB3 BkTrip 3ph CBF FAILURE Circuit breaker 3 back-trip 3ph (P643,5 only)
1534 CB4 ReTrip 3ph CBF FAILURE Circuit breaker 4 re-trip 3ph (P645 only)
1535 CB4 BkTrip 3ph CBF FAILURE Circuit breaker 4 back-trip 3ph (P645 only)
1536 CB5 ReTrip 3ph CBF FAILURE Circuit breaker 5 re-trip 3ph (P645 only)
1537 CB5 BkTrip 3ph CBF FAILURE Circuit breaker 5 back-trip 3ph (P645 only)
1538 to 1567 Not used
1568 HV I2>1 Start
Negative Phase Over
Current
HV winding negative phase overcurrent stage 1
start
1571 HV I2>4 Start
Negative Phase Over
Current
HV winding negative phase overcurrent stage 4
start
1572 LV I2>1 Start
Negative Phase Over
Current
LV winding negative phase overcurrent stage 1
start
1575 LV I2>4 Start
Negative Phase Over
Current
LV winding negative phase overcurrent stage 4
start
1576 TV I2>1 Start
Negative Phase Over
Current
TV winding negative phase overcurrent stage 1
start (P643,5)
1579 TV I2>4 Start
Negative Phase Over
Current
TV winding negative phase overcurrent stage 4
start (P643,5)
1580 V<1 Start Phase Under Voltage 1st Stage Phase U/V Start 3ph (P643,5)
1581 V<1 Start A/AB Phase Under Voltage 1st Stage Phase U/V Start A/AB (P643,5)
1582 V<1 Start B/BC Phase Under Voltage 1st Stage Phase U/V Start B/BC (P643,5)
1583 V<1 Start C/CA Phase Under Voltage 1st Stage Phase U/V Start C/CA (P643,5)
1584 V<2 Start Phase Under Voltage 2nd Stage Phase U/V Start 3ph (P643,5)
1585 V<2 Start A/AB Phase Under Voltage 2nd Stage Phase U/V Start A/AB (P643,5)
1586 V<2 Start B/BC Phase Under Voltage 2nd Stage Phase U/V Start B/BC (P643,5)
1587 V<2 Start C/CA Phase Under Voltage 2nd Stage Phase U/V Start C/CA (P643,5)
1588 V>1 Start Phase Over Voltage 1st Stage Phase O/V Start 3ph (P643,5)
1589 V>1 Start A/AB Phase Over Voltage 1st Stage Phase O/V Start A/AB (P643,5)
1590 V>1 Start B/BC Phase Over Voltage 1st Stage Phase O/V Start B/BC (P643,5)
1591 V>1 Start C/CA Phase Over Voltage 1st Stage Phase O/V Start C/CA (P643,5)
1592 V>2 Start Phase Over Voltage 2nd Stage Phase O/V Start 3ph (P643,5)
1593 V>2 Start A/AB Phase Over Voltage 2nd Stage Phase O/V Start A/AB (P643,5)
1594 V>2 Start B/BC Phase Over Voltage 2nd Stage Phase O/V Start B/BC (P643,5)
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-37


PL
DDB no. English text Source Description
1595 V>2 Start C/CA Phase Over Voltage 2nd Stage Phase O/V Start C/CA (P643,5)
1596 VN>1 Start Neutral Voltage 1st stage residual overvoltage start (P643,5)
1597 VN>2 Start Neutral Voltage 2nd stage residual overvoltage start (P643,5)
1598 W1 V/Hz> AlmStrt Over fluxing Overflux element 1 start (P643,5)
1599 W1 V/Hz>1 Start Over fluxing Overflux element 1 stage 1 start (P643,5)
1602 W1 V/Hz>4 Start Over fluxing Overflux element 1 stage 4 start (P643,5)
1603 W2 V/Hz> AlmStrt Over fluxing Overflux element 2 start
1604 W2 V/Hz>1 Start Over fluxing Overflux element 2 stage 1 start
1607 W2 V/Hz>4 Start Over fluxing Overflux element 2 stage 4 start
1608 F<1 Start Under Frequency Under Frequency Stage 1 Start
1611 F<4 Start Under Frequency Under Frequency Stage 4 Start
1612 F>1 Start Over Frequency Over Frequency Stage 1 Start
1613 F>2 Start Over Frequency Over Frequency Stage 2 Start
1614 CLI1 Alarm Start Current Loop Inputs Current Loop Input 1 Alarm Start
1617 CLI4 Alarm Start Current Loop Inputs Current Loop Input 4 Alarm Start
1618 CLI1 Trip Start Current Loop Inputs Current Loop Input 1 Trip Start
1621 CLI4 Trip Start Current Loop Inputs Current Loop Input 4 Trip Start
1622 to 1677 Not used
1678 CT1A UndCurrent Under Current Fast under current: CT1 Phase A
1679 CT1B UndCurrent Under Current Fast under current: CT1 Phase B
1680 CT1C UndCurrent Under Current Fast under current: CT1 Phase C
1681 CT2A UndCurrent Under Current Fast under current: CT2 Phase A
1682 CT2B UndCurrent Under Current Fast under current: CT2 Phase B
1683 CT2C UndCurrent Under Current Fast under current: CT2 Phase C
1684 CT3A UndCurrent Under Current Fast under current: CT3 Phase A (P643,5)
1685 CT3B UndCurrent Under Current Fast under current: CT3 Phase B (P643,5)
1686 CT3C UndCurrent Under Current Fast under current: CT3 Phase C (P643,5)
1687 CT4A UndCurrent Under Current Fast under current: CT4 Phase A (P645)
1688 CT4B UndCurrent Under Current Fast under current: CT4 Phase B (P645)
1689 CT4C UndCurrent Under Current Fast under current: CT4 Phase C (P645)
1690 CT5A UndCurrent Under Current Fast under current: CT5 Phase A (P645)
1691 CT5B UndCurrent Under Current Fast under current: CT5 Phase B (P645)
1692 CT5C UndCurrent Under Current Fast under current: CT5 Phase C (P645)
1693 HV UndCurrent Under Current Fast under current: HV
1694 LV UndCurrent Under Current Fast under current: LV
1695 TV UndCurrent Under Current Fast under current: TV (P643,5)
1696 to 1727 Not used
1728 RTD 1 Alarm RTD Thermal RTD 1 Alarm
1737 RTD 10 Alarm RTD Thermal RTD 10 Alarm
1738 VTS Acc Ind VT Supervision
voltage transformer supervision accelerate
Indication (P643,5)
1739 VTS Volt Dep VT Supervision Any Voltage Dependent (P643,5)
1740 VTS IA> VT Supervision Ia Over Threshold (P643,5)
1741 VTS IB> VT Supervision Ib Over Threshold (P643,5)
1742 VTS IC> VT Supervision Ic Over Threshold (P643,5)
P64x/EN PL/A42 Programmable Logic

(PL) 7-38

MiCOM P642, P643, P645


PL
DDB no. English text Source Description
1743 VTS VA> VT Supervision Va Over Threshold (P643,5)
1744 VTS VB> VT Supervision Vb Over Threshold (P643,5)
1745 VTS VC> VT Supervision Vc Over Threshold (P643,5)
1746 VTS I2> VT Supervision I2 Over Threshold (P643,5)
1747 VTS V2> VT Supervision V2 Over Threshold (P643,5)
1748 VTS IA delta> VT Supervision Superimposed Ia Over Threshold (P643,5)
1749 VTS IB delta> VT Supervision Superimposed Ib Over Threshold (P643,5)
1750 VTS IC delta> VT Supervision Superimposed Ic Over Threshold (P643,5)
1751 Freq High Frequency Tracking Freq High
1752 Freq Low Frequency Tracking Freq Low
1753 Freq Not found Frequency Tracking Freq Not Found
1754 to 1771 Not used
1772 All Poles Dead VT Supervision All Poles Dead (P643,5)
1773 Any Pole Dead VT Supervision Any Pole Dead (P643,5)
1774 Pole Dead A VT Supervision Pole Dead A (P643,5)
1775 Pole Dead B VT Supervision Pole Dead B (P643,5)
1776 Pole Dead C VT Supervision Pole Dead C (P643,5)
1777 TF OC Start TF Monitoring
Internal signal used in the through fault
monitoring function.
1778 TF OC End TF Monitoring
Internal signal used in the through fault
monitoring function.
1779 TF Recorder trig TF Monitoring
Internal signal used in the through fault
monitoring function to trigger the event record.
1780 to 1789 Not used
1790 CB1F Non I Tr-1 Fixed logic
Internal signal used in the circuit breaker failure
logic. It is not available for customer use.
1790 CB1F Non I Trip Fixed logic
Internal signal used in the circuit breaker failure
logic. It is not available for customer use.
1792 to 1799 Not used
1800 SW
voltage transformer supervision fast block
(P643,5)
1801 VTS Slow Block SW
voltage transformer supervision slow block
(P643,5)
1802 to 1823 Not used
1824 Control Input 1 User Control 1 Control Input 1
1855 Control Input 32 User Control 32 Control Input 32
1856 Virtual Input 01 IEC61850 GOOSE Virtual Input 01
1919 Virtual Input 64 IEC61850 GOOSE Virtual Input 64
1920 PSL Int. 1 PSL PSL Internal connection
2047 PSL Int. 128 PSL PSL Internal connection

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-39


PL
1.9 Additonal logic nodes included in firmware version 02C
Firmware version 02C has the same DDBs as version 02B but with two additional DDBs.
DDB no. English text Source Description
878 TFR de-energised PSL When asserted, the transformer is not
connected to the power system so all
circuit breakers are open. This signal is
linked by software to the thermal function.
1508 Any Diff Start FL Asserted if either the 87 (differential
protection) or the 64 (restricted earth fault)
starts. This signal is linked by software to
the through fault monitoring logic.
1.10 Factory default programmable scheme logic
The following section details the default settings of the PSL.
The P642/3/5 model options are as follows:
Model Opto inputs Relay outputs
P642xxxxxxxxxxJ 8-12 8-12
P643xxxxxxxxxxK 16-24 16-24
P645xxxxxxxxxxK 16-24 16-24
1.11 Logic input mapping
The default mappings for each of the opto-isolated inputs are as shown in the following table:
Opto-
Input
number
P642 relay
text
Function
1 Input L1 (L1 Setting Group) DDB_SG_SELECTOR_X1
2 Input L2 (L2 Setting Group) DDB_SG_SELECTOR_1X
3 Input L3 (L3 Ext CB1 Trip) DDB_EXT_3PH_TRIP1
4 Input L4 (L4 Ext CB2 Trip) DDB_EXT_3PH_TRIP2
5 Input L5 (L5 RESET Rly & LEDS) DDB_RESET_RELAYS_LEDS
6 Input L6 (L6 Unused)
7 Input L7 (L7 CB1 Closed) DDB_CB1_AUX_3PH_CLOSED
8 Input L8 (L8 CB2 Closed) DDB_CB2_AUX_3PH_CLOSED

Opto-
Input
number
P643 relay
text
Function
1 Input L1 (L1 Setting Group) DDB_SG_SELECTOR_X1
2 Input L2 (L2 Setting Group) DDB_SG_SELECTOR_1X
3 Input L3 (L3 Ext CB1 Trip) DDB_EXT_3PH_TRIP1
4 Input L4 (L4 Ext CB2 Trip) DDB_EXT_3PH_TRIP2
5 Input L5 (L5 RESET Rly & LEDS) DDB_RESET_RELAYS_LEDS
6 Input L6 (L6 Ext CB3 Trip) DDB_EXT_3PH_TRIP3
7 Input L7 (L7 CB1 Closed) DDB_CB1_AUX_3PH_CLOSED
P64x/EN PL/A42 Programmable Logic

(PL) 7-40

MiCOM P642, P643, P645


PL
Opto-
Input
number
P643 relay
text
Function
8 Input L8 (L8 CB2 Closed) DDB_CB2_AUX_3PH_CLOSED
9 Input L9 (L9 CB3 Closed) DDB_CB3_AUX_3PH_CLOSED

Opto-
Input
number
P645 relay
text
Function
1 Input L1 (L1 Setting Group) DDB_SG_SELECTOR_X1
2 Input L2 (L2 Setting Group) DDB_SG_SELECTOR_1X
3 Input L3 (L3 Ext CB1 Trip) DDB_EXT_3PH_TRIP1
4 Input L4 (L4 Ext CB2 Trip) DDB_EXT_3PH_TRIP2
5 Input L5 (L5 RESET Rly & LEDS) DDB_RESET_RELAYS_LEDS
6 Input L6 (L6 Ext CB3 Trip) DDB_EXT_3PH_TRIP3
7 Input L7 (L7 CB1 Closed) DDB_CB1_AUX_3PH_CLOSED
8 Input L8 (L8 CB1 Closed) DDB_CB2_AUX_3PH_CLOSED
9 Input L9 (L9 CB1 Closed) DDB_CB3_AUX_3PH_CLOSED
10 Input L10 (L10 CB1 Closed) DDB_CB4_AUX_3PH_CLOSED
11 Input L11 (L11 CB1 Closed) DDB_CB5_AUX_3PH_CLOSED
12 Input L12 (L12 Ext CB4 Trip) DDB_EXT_3PH_TRIP4
13 Input L13 (L13 Ext CB5 Trip) DDB_EXT_3PH_TRIP5
1.12 Relay output contact mapping
The default mappings for each of the relay output contacts are shown in the following table.
Relay
model
Relay
contact
number
Relay
text
Relay conditioner Function
P642, 3, 5 1
Output
R1
Pickup (642)
Dwell Timer 100 ms
(P643,5)
DDB_OUTPUT_CON_1
(R1 HV Backup TRIP)
P642, 3, 5 2
Output
R2
Pickup (642)
Dwell Timer 100 ms
(P643,5)
DDB_OUTPUT_CON_2
(R2 LV Backup TRIP)
P642, 3, 5 3
Output
R3
Pickup (642)
Dwell Timer 100 ms
(P643,5)
DDB_OUTPUT_CON_3
(R3 ANY TRIP)
P642, 3, 5 4
Output
R4
Pickup (642)
Delayed Drop-off timer
500 ms (P643,5)
DDB_OUTPUT_CON_4
(R4 GENERAL ALARM)
P642, 3, 5 5
Output
R5
Pickup (642)
Dwell Timer 100 ms
(P643,5)
DDB_OUTPUT_CON_5
(R5 CB FAIL)
P642, 3, 5 6
Output
R6
Pickup (642)
Dwell Timer 100 ms
DDB_OUTPUT_CON_6
(R6 CB FAIL)
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-41


PL
Relay
model
Relay
contact
number
Relay
text
Relay conditioner Function
(P643,5)
P643, 5 7
Output
R7
Pickup (642)
Dwell Timer 100 ms
(P643,5)
DDB_OUTPUT_CON_7
(R7 ANY DIFF TRIP)
P643, 5 8
Output
R8
Pickup (642)
Dwell Timer 100 ms
(P643,5)
DDB_OUTPUT_CON_8
(R8 ANY DIFF TRIP)
P643, 5 9
Output
R9
Dwell Timer 100 ms
(P643,5 only)
DDB_OUTPUT_CON_9
(R9 ANY TRIP)
P643, 5 10
Output
R10
Dwell Timer 100 ms
(P645 only)
DDB_OUTPUT_CON_10
(R10 ANY TRIP)
P64x/EN PL/A42 Programmable Logic

(PL) 7-42

MiCOM P642, P643, P645


PL
Relay
model
Relay
contact
number
Relay
text
Relay conditioner Function
P643, 5 11
Output
R11
Delayed Drop-off timer
500 ms (P643,5 only)
DDB_OUTPUT_CON_11
(R11 V/Hz PRE-TRIP
ALM)
P643, 5 12
Output
R12
Delayed Drop-off timer
500 ms (P643,5 only)
DDB_OUTPUT_CON_12
(R12 TOL PRE-TRIP
ALM)
P643, 5 13
Output
R13
Dwell Timer 100 ms
(P643,5 only)
DDB_OUTPUT_CON_13
(R13 TV BACKUP TRIP)
P643, 5 14
Output
R14
Dwell Timer 100 ms
(P643,5 only)
DDB_OUTPUT_CON_14
(R14 CB FAIL)
P645 15
Output
R15
Dwell Timer 100 ms
(P645 only)
DDB_OUTPUT_CON_15
(R15 CB FAIL)
P645 16
Output
R16
Dwell Timer 100 ms
(P645 only)
DDB_OUTPUT_CON_16
(R16 CB FAIL)
P645
17 to
32
Not
Used

Note: To generate a fault record, connect one or several contacts to the
Fault Record Trigger in PSL. The triggering contact should be self
reset and not latching. If a latching contact is used the fault record is
not generated until the contact has fully reset.
1.13 Programmable LED output mapping
The default mappings for each of the programmable LEDs are as shown in the following
table. The P642 has RED LEDs only, whereas the P643 and P645 also have tri-colour
LEDS (red/yellow/green).
Relay
model
LED
number
LED input
connection/text
Latched
P645 LED function
indication
P642, 3, 5 1 LED 1 Red Yes Diff Trip
P642, 3, 5 2 LED 2 Red Yes Ref Trip
P642, 3, 5 3 LED 3 Red Yes
Top Oil and Spot Thermal
Trip
P642, 3, 5 4 LED 4 Red Yes V or F Trip
P642, 3, 5 5 LED 5 Red Yes HV Backup Trip
P642, 3, 5 6 LED 6 Red Yes LV Backup Trip
P643, 5 7 LED 7 Red Yes TV Backup Trip
P642, 3, 5 8 LED 8 Red Yes CB Fail
P645 9 Fnkey Led1 No Spare
P645 10 Fnkey Led2 No Spare
P645 11 Fnkey LED3 No Spare
P645 12
Fnkey Led4 Red (Fnct
Key is Toggled Mode)
No Spare
P645 13
Fnkey LED5 Red (Fnct
Key is Toggled Mode)
No Setting Group 2 Enabled
P645 14 Fnkey LED6 Yellow No Overfluxing Reset
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-43


PL
Relay
model
LED
number
LED input
connection/text
Latched
P645 LED function
indication
P645 15
Fnkey LED7 Yellow
(Fnct Key Is Normal
Mode)
No Thermal Overload Reset
P645 16
Fnkey LED8 Yellow
(Fnct Key Is Normal
Mode)
No Loss Of Life Reset
P645 17
Fnkey LED9 Yellow
(Fnct Key Is Normal
Mode)
No Relay and LED Reset
P645 18
Fnkey LED10 Yellow
(Fnct Key Is Normal
Mode)
No
Disturbance Recorder
Trigger
P645 19 to 24 Not Used
1.14 Fault recorder start mapping
The default mapping for the signal which initiates a fault record is shown in the following
table.
Initiating signals Output from OR gate (fault trigger)
DDB_TRIP_INITIATE
DDB_THROUGH_FAULT_ALM
DDB_FAULT_RECORDER_START
(Initiate fault recording from main protection trip)
1.15 PSL DATA column
The MiCOM P64x relay contains a PSL DATA column that can be used to track PSL
modifications. A total of 12 cells are contained in the PSL DATA column, 3 for each setting
group. The function for each cell is shown below:
Grp. PSL Ref.

When downloading a PSL to the relay, enter the PSL group
and a reference identifier. The first 32 characters of the
reference ID are displayed in this cell. Use the and keys to
scroll through 32 characters because only 16 can be displayed
at any one time.
18 Nov 2002
08:59:32.047


This cell displays the date and time when the PSL was down
loaded to the relay.
Grp. 1 PSL
ID - 2062813232
This is a unique number for the PSL that has been entered.
Any change in the PSL causes a different number to be
displayed.
Note: The above cells are repeated for each setting group.
P64x/EN PL/A42 Programmable Logic

(PL) 7-44

MiCOM P642, P643, P645


MICOM P642 PROGRAMMABLE SCHEME LOGIC- SW VERSIONS 01B AND 01D
Any trip mapping

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-45


Back up trip logic
DDB #960
HV I>1 Trip
DDB #964
HV I>2 Trip
DDB #968
HV I>3 Trip
DDB #972
HV I>4 Trip
DDB #1142
HV IN>1 Trip
DDB #1143
HV IN>2 Trip
DDB #1144
HV IN>3 Trip
DDB #1145
HV IN>4 Trip
DDB #1154
HV I2>1 Trip
DDB #1155
HV I2>2 Trip
DDB #1156
HV I2>3 Trip
DDB #1157
HV I2>4 Trip
1
DDB #976
LV I>1 Trip
DDB #980
LV I>2 Trip
DDB #984
LV I>3 Trip
DDB #988
LV I>4 Trip
DDB #1146
LV IN>1 Trip
DDB #1147
LV IN>2 Trip
DDB #1148
LV IN>3 Trip
DDB #1149
LV IN>4 Trip
DDB #1158
LV I2>1 Trip
DDB #1159
LV I2>2 Trip
DDB #1160
LV I2>3 Trip
DDB #1161
LV I2>4 Trip
1
DDB #891
Trip Initial
DDB #324
Non -
Latching
LED 5
DDB #325
Non -
Latching
LED 6
Pick-Up
0
0
Output R1
DDB #000
Pick-Up
0
0
Output R2
DDB #001
Pick-Up
0
0
Output R3
DDB #002

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-46

MiCOM P642, P643, P645


General alarm

Breaker failure
PL
DDB #1104
CB1 ReTrip 3ph
DDB #1106
CB2 ReTrip 3ph
Pick-Up
0
0
Output R5
DDB #004
Pick-Up
0
0
Output R6
DDB #005

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-47


Any differential trip
DDB #902
Idiff Trip
DDB #951
REF Trip HV
DDB #952
REF Trip LV
1
Pick-Up
0
0
Output R7
DDB #006

Any trip

PL
Fault recorder trigger


P64x/EN PL/A42 Programmable Logic

(PL) 7-48

MiCOM P642, P643, P645


Opto isolator mappings
DDB #064
Input L1
DDB #884
SG Select x1
DDB #065
Input L2
DDB #885
SG Select 1x
DDB #066
Input L3
DDB #067
Input L4
DDB #068
Input L5
DDB #070
Input L7
DDB #071
Input L8
DDB #1257
Extern CB1 Trip
DDB #1258
Extern CB2 Trip
DDB #876
Reset Relays/LED
DDB #719
CB1 Closed
DDB #721
CB2 Closed



PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-49


LED mapping
DDB #320
Non -
Latchi ng
LED 1
DDB #321
Non -
Latchi ng
LED 2
DDB #322
Non -
Latchi ng
LED 3
1
1
DDB #1185
W2 V/Hz>2 Trip
DDB #1186
W2 V/Hz>3 Trip
DDB #1184
W2 V/Hz>1 Trip
DDB #956
Hot Spot >3 Trip
DDB #955
Hot Spot >2 Trip
DDB #954
Hot Spot >1 Trip
DDB #959
Top Oil >3 Trip
DDB #958
Top Oil >2 Trip
DDB #957
Top Oil >1 Trip
DDB #952
REF Trip LV
DDB #951
REF Trip HV
DDB #902
Idiff Trip
DDB #323
Non -
Latchi ng
LED 4
DDB #327
Non -
Latchi ng
LED 8
1
DDB #1106
CB2 ReTrip 3ph
DDB #1171
F<4 Trip
DDB #1104
CB1 ReTrip 3ph
DDB #1169
F<2 Trip
DDB #1167
F>2 Trip
DDB #1187
W2 V/Hz>4 Trip
DDB #1170
F<3 Trip
DDB #1168
F<1 Trip
DDB #1166
F>1 Trip
DDB #1186
W2 V/Hz>3 Trip

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-50

MiCOM P642, P643, P645


MICOM P643 PROGRAMMABLE SCHEME LOGIC- SW VERSIONS 01B AND 01D
Any trip mapping
1
DDB #1202
CL Input 4 Trip
DDB #1200
CL Input 2 Trip
DDB #1197
RTD 10 Trip
DDB #1195
RTD 8 Trip
DDB #1193
RTD 6 Trip
DDB #1191
RTD 4 Trip
DDB #1189
RTD 2 Trip
DDB #1171
F<4 Trip
DDB #1201
CL Input 3 Trip
DDB #1169
F<2 Trip
DDB #886
Any Trip
DDB #1199
CL Input 1 Trip
DDB #1167
F>2 Trip
DDB #1196
RTD 9 Trip
DDB #1187
W2 V/Hz>4 Trip
DDB #1194
RTD 7 Trip
DDB #1185
W2 V/Hz>2 Trip
DDB #1192
RTD 5 Trip
DDB #1190
RTD 3 Trip
DDB #1183
W1 V/Hz>4 Trip
DDB #1188
RTD 1 Trip
DDB #1181
W1 V/Hz>2 Trip
DDB #1170
F<3 Trip
DDB #1177
VN>2 Trip
DDB #1168
F<1 Trip
DDB #1175
V>2 Trip
DDB #1166
F>1 Trip
DDB #1173
V<2 Trip
DDB #1186
W2 V/Hz>3 Trip
DDB #1165
TV I2>4 Trip
DDB #1184
W2 V/Hz>1 Trip
DDB #1163
TV I2>2 Trip
DDB #1182
W1 V/Hz>3 Trip
DDB #1161
LV I2>4 Trip
DDB #1180
W1 V/Hz>1 Trip
DDB #1159
LV I2>2 Trip
DDB #1176
VN>1 Trip
DDB #1157
HV I2>4 Trip
DDB #1174
V>1 Trip
DDB #1155
HV I2>2 Trip
DDB #1172
V<1 Trip
DDB #1153
TV IN>4 Trip
DDB #1164
TV I2>3 Trip
DDB #1151
TV IN>2 Trip
DDB #1162
TV I2>1 Trip
DDB #1149
LV IN>4 Trip
DDB #1160
LV I2>3 Trip
DDB #1147
LV IN>2 Trip
DDB #1158
LV I2>1 Trip
DDB #1145
HV IN>4 Trip
DDB #1156
HV I2>3 Trip
DDB #1143
HV IN>2 Trip
DDB #1154
HV I2>1 Trip
DDB #1004
TV I>4 Trip
DDB #1152
TV IN>3 Trip
DDB #996
TV I>2 Trip
DDB #1150
TV IN>1 Trip
DDB #988
LV I>4 Trip
DDB #1148
LV IN>3 Trip
DDB #980
LV I>2 Trip
DDB #1146
LV IN>1 Trip
DDB #972
HV I>4 Trip
DDB #1144
HV IN>3 Trip
DDB #964
HV I>2 Trip
DDB #1142
HV IN>1 Trip
DDB #956
Hot Spot >3 Trip
DDB #1000
TV I>3 Trip
DDB #954
Hot Spot >1 Trip
DDB #992
TV I>1 Trip
DDB #958
Top Oil >2 Trip
DDB #984
LV I>3 Trip
DDB #953
REF Trip TV
DDB #976
LV I>1 Trip
DDB #951
REF Trip HV
DDB #968
HV I>3 Trip
DDB #960
HV I>1 Trip
DDB #955
Hot Spot >2 Trip
DDB #959
Top Oil >3 Trip
DDB #957
Top Oil >1 Trip
DDB #952
REF Trip LV
DDB #902
Idiff Trip

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-51


Backup trip logic
Dwell
100
0
Output R2
DDB #001
DDB #202
Latching
LED6 Red
DDB #203
LED6 Grn
1
DDB #1161
LV I2>4 Trip
DDB #1160
LV I2>3 Trip
DDB #1159
LV I2>2 Trip
DDB #1158
LV I2>1 Trip
DDB #1149
LV IN>4 Trip
DDB #1148
LV IN>3 Trip
DDB #1147
LV IN>2 Trip
DDB #1146
LV IN>1 Trip
DDB #988
LV I>4 Trip
DDB #984
LV I>3 Trip
DDB #980
LV I>2 Trip
DDB #976
LV I>1 Trip
Dwell
100
0
Output R1
DDB #000
DDB #200
Latching
LED5 Red
DDB #201
LED5 Grn
1
DDB #1157
HV I2>4 Trip
DDB #1156
HV I2>3 Trip
DDB #1155
HV I2>2 Trip
DDB #1154
HV I2>1 Trip
DDB #1145
HV IN>4 Trip
DDB #1144
HV IN>3 Trip
DDB #1143
HV IN>2 Trip
DDB #1142
HV IN>1 Trip
DDB #972
HV I>4 Trip
DDB #968
HV I>3 Trip
DDB #964
HV I>2 Trip
DDB #960
HV I>1 Trip
Dwell
100
0
Output R3
DDB #002 DDB #891
Trip Initial

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-52

MiCOM P642, P643, P645


General alarm
Drop-Off
0
500
Output R4
DDB #003
1
DDB #512
Battery Fail
DDB #508
Throu fault Alm
DDB #504
W2 V/Hz> PrTrp
DDB #503
W2 V/Hz> Alarm
DDB #502
W1 V/Hz> PrTrp
DDB #501
W1 V/Hz> Alarm
DDB #481
Breaker Fail
DDB #480
LOL alarm
DDB #479
FAA alarm
DDB #478
ThermalPtrp Alm
DDB #476
Cct Fail Alarm
DDB #475
CT Fail Alarm
DDB #477
VT Fail Alarm
DDB #450
SG-DDB Invalid

PL
Breaker failure


Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-53


Any differential trip
Dwell
100
0
Output R7
DDB #006
1
DDB #953
REF Trip TV
DDB #952
REF Trip LV
DDB #951
REF Trip HV
DDB #902
Idiff Trip

Any trip
Dwell
100
0
Output R8
DDB #007
Dwell
100
0
Output R9
DDB #008 DDB #891
Trip Initial
DDB #891
Trip Initial

PL
Pretrip alarms

P64x/EN PL/A42 Programmable Logic

(PL) 7-54

MiCOM P642, P643, P645


TV backup trip

Fault recorder trigger
1
DDB #883
Fault REC TRIG
DDB #361
Function Key 10
DDB #891
Trip Initial
DDB #508
Throu fault Alm

PL


Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-55


Opto isolator mappings


PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-56

MiCOM P642, P643, P645


LED mappings
DDB #192
Latching
LED1 Red
DDB #193
LED1 Grn
DDB #198
Latching
LED4 Red
DDB #199
LED4 Grn
1
1
1
DDB #1171
F<4 Trip
DDB #1169
F<2 Trip
DDB #1167
F>2 Trip
DDB #1187
W2 V/Hz>4 Trip
DDB #1185
W2 V/Hz>2 Trip
DDB #1183
W1 V/Hz>4 Trip
DDB #1181
W1 V/Hz>2 Trip
DDB #1170
F<3 Trip
DDB #1177
VN>2 Trip
DDB #1168
F<1 Trip
DDB #1175
V>2 Trip
DDB #1166
F>1 Trip
DDB #1173
V<2 Trip
DDB #1186
W2 V/Hz>3 Trip
DDB #1184
W2 V/Hz>1 Trip
DDB #1182
W1 V/Hz>3 Trip
DDB #1180
W1 V/Hz>1 Trip
DDB #1176
VN>1 Trip
DDB #1174
V>1 Trip
DDB #1172
V<1 Trip
DDB #956
Hot Spot >3 Trip
DDB #955
Hot Spot >2 Trip
DDB #954
Hot Spot >1 Trip
DDB #959
Top Oil >3 Trip
DDB #958
Top Oil >2 Trip
DDB #957
Top Oil >1 Trip
DDB #953
REF Trip TV
DDB #952
REF Trip LV
DDB #951
REF Trip HV
DDB #902
Idiff Trip
DDB #194
Latching
LED2 Red
DDB #195
LED2 Grn
DDB #196
Latching
LED3 Red
DDB #197
LED3 Grn
1
DDB #1108
CB3 ReTrip 3ph
DDB #1106
CB2 ReTrip 3ph
DDB #1104
CB1 ReTrip 3ph
DDB #206
Latching
LED8 Red
DDB #207
LED8 Grn

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-57


Function key and function LED mapping
DDB #216
Non -
Latching
FnKey LED5 Red
DDB #217
FnKey LED5 Grn
DDB #890
W2 Reset V/Hz
DDB #889
W1 Reset V/Hz
DDB #358
Function Key 7
DDB #357
Function Key 6
DDB #359
Function Key 8
DDB #356
Function Key 5
DDB #360
Function Key 9
DDB #361
Function Key 10
DDB #218
Non -
Latching
FnKey LED6 Red
DDB #219
FnKey LED6 Grn
DDB #888
Reset Thermal
DDB #220
Non -
Latching
FnKey LED7 Red
DDB #221
FnKey LED7 Grn
DDB #887
Reset LOL
DDB #222
Non -
Latching
FnKey LED8 Red
DDB #223
FnKey LED8 Grn
DDB #224
Non -
Latching
FnKey LED9 Red
DDB #225
FnKey LED9 Grn
DDB #226
Non -
Latching
FnKey LED10 Red
DDB #227
FnKey LED10 Grn

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-58

MiCOM P642, P643, P645


MiCOM P645 PROGRAMMABLE SCHEME LOGIC- SW VERSIONS 01B AND 01D
Any trip mapping

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-59


Backup trip logic
DDB #960
HV I>1 Trip
DDB #964
HV I>2 Trip
DDB #968
HV I>3 Trip
DDB #972
HV I>4 Trip
DDB #1142
HV IN>1 Trip
DDB #1143
HV IN>2 Trip
DDB #1144
HV IN>3 Trip
DDB #1145
HV IN>4 Trip
DDB #1154
HV I2>1 Trip
DDB #1155
HV I2>2 Trip
DDB #1156
HV I2>3 Trip
DDB #1157
HV I2>4 Trip
1
DDB #976
LV I>1 Trip
DDB #980
LV I>2 Trip
DDB #984
LV I>3 Trip
DDB #988
LV I>4 Trip
DDB #1146
LV IN>1 Trip
DDB #1147
LV IN>2 Trip
DDB #1148
LV IN>3 Trip
DDB #1149
LV IN>4 Trip
DDB #1158
LV I2>1 Trip
DDB #1159
LV I2>2 Trip
DDB #1160
LV I2>3 Trip
DDB #1161
LV I2>4 Trip
1
DDB #891
Trip Initial
DDB #200
Latching
LED5 Red
DDB #201
LED5 Grn
Dwell
100
0
Output R1
DDB #000
DDB #202
Latching
LED6 Red
DDB #203
LED6 Grn
Dwell
100
0
Output R2
DDB #001
Dwell
100
0
Output R3
DDB #002

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-60

MiCOM P642, P643, P645


General alarm

PL
Breaker failure

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-61



Any differential trip

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-62

MiCOM P642, P643, P645


Any trip

Pretrip alarms

PL
TV backup trip
DDB #992
TV I>1 Trip
DDB #996
TV I>2 Trip
DDB #1000
TV I>3 Trip
DDB #1004
TV I>4 Trip
DDB #1150
TV IN>1 Trip
DDB #1151
TV IN>2 Trip
DDB #1152
TV IN>3 Trip
DDB #1153
TV IN>4 Trip
DDB #1162
TV I2>1 Trip
DDB #1163
TV I2>2 Trip
DDB #1164
TV I2>3 Trip
DDB #1165
TV I2>4 Trip
1
DDB #204
Latching
LED7 Red
DDB #205
LED7 Grn
Dwell
100
0
Output R13
DDB #012

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-63


Fault record trigger

Opto isolator mappings

PL



P64x/EN PL/A42 Programmable Logic

(PL) 7-64

MiCOM P642, P643, P645


LED mappings
DDB #902
Idiff Trip
DDB #951
REF Trip HV
DDB #952
REF Trip LV
DDB #953
REF Trip TV
1
DDB #957
Top Oil >1 Trip
DDB #958
Top Oil >2 Trip
DDB #959
Top Oil >3 Trip
DDB #954
Hot Spot >1 Trip
DDB #955
Hot Spot >2 Trip
DDB #956
Hot Spot >3 Trip
1
DDB #1180
W1 V/Hz>1 Trip
DDB #1181
W1 V/Hz>2 Trip
DDB #1182
W1 V/Hz>3 Trip
DDB #1183
W1 V/Hz>4 Trip
DDB #1184
W2 V/Hz>1 Trip
DDB #1185
W2 V/Hz>2 Trip
DDB #1186
W2 V/Hz>3 Trip
DDB #1187
W2 V/Hz>4 Trip
DDB #1176
VN>1 Trip
DDB #1177
VN>2 Trip
DDB #1174
V>1 Trip
DDB #1175
V>2 Trip
DDB #1172
V<1 Trip
DDB #1173
V<2 Trip
DDB #1166
F>1 Trip
DDB #1167
F>2 Trip
DDB #1168
F<1 Trip
DDB #1169
F<2 Trip
DDB #1170
F<3 Trip
DDB #1171
F<4 Trip
1
DDB #1104
CB1 ReTrip 3ph
DDB #1106
CB2 ReTrip 3ph
DDB #1108
CB3 ReTrip 3ph
DDB #1110
CB4 ReTrip 3ph
DDB #1112
CB5 ReTrip 3ph
1
DDB #192
Latching
LED1 Red
DDB #193
LED1 Grn
DDB #194
Latching
LED2 Red
DDB #195
LED2 Grn
DDB #196
Latching
LED3 Red
DDB #197
LED3 Grn
DDB #198
Latching
LED4 Red
DDB #199
LED4 Grn
DDB #206
Latching
LED8 Red
DDB #207
LED8 Grn

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-65


Function key and function LED mapping
DDB #359
Function Key 8
DDB #361
Function Key 10
DDB #222
Non -
Latching
FnKey LED8 Red
DDB #223
FnKey LED8 Grn
DDB #224
Non -
Latching
FnKey LED9 Red
DDB #225
FnKey LED9 Grn
DDB #226
Non -
Latching
FnKey LED10 Red
DDB #227
FnKey LED10 Grn
DDB #357
Function Key 6
DDB #358
Function Key 7
DDB #216
Non -
Latching
FnKey LED5 Red
DDB #217
FnKey LED5 Grn
DDB #218
Non -
Latching
FnKey LED6 Red
DDB #219
FnKey LED6 Grn
DDB #220
Non -
Latching
FnKey LED7 Red
DDB #221
FnKey LED7 Grn
DDB #356
Function Key 5
DDB #360
Function Key 9
DDB #887
Reset LOL
DDB #888
Reset Thermal
DDB #889
W1 Reset V/Hz
DDB #890
W2 Reset V/Hz

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-66

MiCOM P642, P643, P645


MICOM P642 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02B
Any trip mapping
DDB #902
Idiff Trip
DDB #951
REF Trip HV
DDB #952
REF Trip LV
DDB #957
Top Oil >1 Trip
DDB #958
Top Oil >2 Trip
DDB #959
Top Oil >3 Trip
DDB #954
Hot Spot >1 Trip
DDB #955
Hot Spot >2 Trip
DDB #956
Hot Spot >3 Trip
DDB #960
HV I>1 Trip
DDB #964
HV I>2 Trip
DDB #968
HV I>3 Trip
DDB #972
HV I>4 Trip
DDB #976
LV I>1 Trip
DDB #980
LV I>2 Trip
DDB #984
LV I>3 Trip
DDB #988
LV I>4 Trip
DDB #1044
HV IN>1 Trip
DDB #1045
HV IN>2 Trip
DDB #1046
HV IN>3 Trip
DDB #1047
HV IN>4 Trip
DDB #1048
LV IN>1 Trip
DDB #1049
LV IN>2 Trip
DDB #1050
LV IN>3 Trip
DDB #1051
LV IN>4 Trip
DDB #1216
HV I2>1 Trip
DDB #1188
RTD 1 Trip
DDB #1189
RTD 2 Trip
DDB #1190
RTD 3 Trip
DDB #1191
RTD 4 Trip
DDB #1192
RTD 5 Trip
DDB #1193
RTD 6 Trip
DDB #1194
RTD 7 Trip
DDB #1195
RTD 8 Trip
DDB #1196
RTD 9 Trip
DDB #886
AnyTrip
DDB #1216
HV I2>1 Trip
DDB #1217
HV I2>2 Trip
DDB #1218
HV I2>3 Trip
DDB #1219
HV I2>4 Trip
DDB #1220
LV I2>1 Trip
DDB #1221
LV I2>2 Trip
DDB #1222
LV I2>3 Trip
DDB #1223
LV I2>4 Trip
DDB #1228
F>1 Trip
DDB #1229
F>2 Trip
DDB #1230
F<1 Trip
DDB #1231
F<2 Trip
DDB #1232
F<3 Trip
DDB #1233
F<4 Trip
DDB #1244
W2 V/Hz>1 Trip
DDB #1245
W2 V/Hz>2 Trip
DDB #1246
W2 V/Hz>3 Trip
DDB #1247
W2 V/Hz>4 Trip
DDB #1197
RTD 10 Trip
DDB #1199
CL Input 1 Trip
DDB #1200
CL Input 2 Trip
DDB #1201
CL Input 3 Trip
DDB #1202
CL Input 4 Trip
1

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-67


Back up trip logic
Pick-Up
0
0
Output R1
DDB #000
Pick-Up
0
0
Output R2
DDB #001
Pick-Up
0
0
Output R3
DDB #002
DDB #324
Non -
Latchi ng
LED 5
DDB #325
Non -
Latchi ng
LED 6
DDB #891
Trip Initial
DDB #988
LV I>4 Trip
DDB #984
LV I>3 Trip
DDB #980
LV I>2 Trip
DDB #976
LV I>1 Trip
DDB #972
HV I>4 Trip
DDB #968
HV I>3 Trip
DDB #964
HV I>2 Trip
DDB #960
HV I>1 Trip
HV backup trip
LV backup trip
Any trip
DDB #1044
HV IN>1 Trip
DDB #1045
HV IN>2 Trip
DDB #1046
HV IN>3 Trip
DDB #1047
HV IN>4 Trip
DDB #1216
HV I2>1 Trip
DDB #1217
HV I2>2 Trip
DDB #1218
HV I2>3 Trip
DDB #1219
HV I2>4 Trip
1
DDB #1048
LV IN>1 Trip
DDB #1049
LV IN>2 Trip
DDB #1050
LV IN>3 Trip
DDB #1051
LV IN>4 Trip
DDB #1220
LV I2>1 Trip
DDB #1221
LV I2>2 Trip
DDB #1222
LV I2>3 Trip
DDB #1223
LV I2>4 Trip
1

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-68

MiCOM P642, P643, P645


General alarm
Pick-Up
0
0
Output R4
DDB #003 1
DDB #512
BatteryFail
DDB #508
Throu fault Alm
DDB #504
W2 V/Hz> PrTrp
DDB #503
W2 V/Hz> Alarm
DDB #481
Breaker Fail
DDB #480
LOL alarm
DDB #479
FAA alarm
DDB #478
ThermalPtrp Alm
DDB #476
Cct Fail Alarm
DDB #475
CT Fail Alarm
DDB #450
SG-DDB Invalid

Breaker failure
Pick-Up
0
0
Output R5
DDB #004
Pick-Up
0
0
Output R6
DDB #005
CB2 retrip
CB1 retrip
DDB #1528
CB1 ReTrip 3ph
DDB #1530
CB2 ReTrip 3ph

PL
Any differential trip
Pick-Up
0
0
Output R7
DDB #006 1
DDB #952
REF Trip LV
DDB #951
REF Trip HV
DDB #902
Idiff Trip

Any trip
Pick-Up
0
0
Output R8
DDB #007 DDB #891
Trip Initial

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-69


Fault recorder trigger
1 DDB #883
Fault REC TRIG
DDB #891
Trip Initial
DDB #508
Throu fault Alm

Opto isolator mappings
DDB #721
CB2 Closed
DDB #719
CB1 Closed
DDB #876
Reset Relays/LED
DDB #1258
Extern CB2 Trip
DDB #1257
Extern CB1 Trip
DDB #885
SG Select 1x
DDB #884
SG Select x1
DDB #071
Input L8
DDB #070
Input L7
DDB #068
Input L5
DDB #067
Input L4
DDB #066
Input L3
DDB #065
Input L2
DDB #064
Input L1

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-70

MiCOM P642, P643, P645


LED mapping
DDB #320
Latchi ng
LED 1
DDB #321
Latchi ng
LED 2
DDB #322
Latchi ng
LED 3
1
1
DDB #956
Hot Spot >3 Trip
DDB #955
Hot Spot >2 Trip
DDB #954
Hot Spot >1 Trip
DDB #959
Top Oil >3 Trip
DDB #958
Top Oil >2 Trip
DDB #957
Top Oil >1 Trip
DDB #952
REF Trip LV
DDB #951
REF Trip HV
DDB #902
Idiff Trip
DDB #323
Latchi ng
LED 4
DDB #327
Latchi ng
LED 8
DDB #1244
W2 V/Hz>1 Trip
DDB #1245
W2 V/Hz>2 Trip
DDB #1246
W2 V/Hz>3 Trip
DDB #1247
W2 V/Hz>4 Trip
DDB #1228
F>1 Trip
DDB #1229
F>2 Trip
DDB #1230
F<1 Trip
DDB #1231
F<2 Trip
DDB #1232
F<3 Trip
DDB #1233
F<4 Trip
1
DDB #1528
CB1 ReTrip 3ph
DDB #1530
CB2 ReTrip 3ph
1

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-71


MICOM P643 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02B
Any trip mapping
DDB #1202
CL Input 4 Trip
DDB #1200
CL Input 2 Trip
DDB #1197
RTD 10 Trip
DDB #1195
RTD 8 Trip
DDB #1193
RTD 6 Trip
DDB #1191
RTD 4 Trip
DDB #1189
RTD 2 Trip
DDB #1201
CL Input 3 Trip
DDB #886
AnyTrip
DDB #1199
CL Input 1 Trip
DDB #1196
RTD 9 Trip
DDB #1194
RTD 7 Trip
DDB #1192
RTD 5 Trip
DDB #1190
RTD 3 Trip
DDB #1188
RTD 1 Trip
DDB #1004
TV I>4 Trip
DDB #996
TV I>2 Trip
DDB #988
LV I>4 Trip
DDB #980
LV I>2 Trip
DDB #972
HV I>4 Trip
DDB #964
HV I>2 Trip
DDB #956
Hot Spot >3 Trip
DDB #1000
TV I>3 Trip
DDB #954
Hot Spot >1 Trip
DDB #992
TV I>1 Trip
DDB #958
Top Oil >2 Trip
DDB #984
LV I>3 Trip
DDB #953
REF Trip TV
DDB #976
LV I>1 Trip
DDB #951
REF Trip HV
DDB #968
HV I>3 Trip
DDB #960
HV I>1 Trip
DDB #955
Hot Spot >2 Trip
DDB #959
Top Oil >3 Trip
DDB #957
Top Oil >1 Trip
DDB #952
REF Trip LV
DDB #902
Idiff Trip
1
DDB #1044
HV IN>1 Trip
DDB #1045
HV IN>2 Trip
DDB #1046
HV IN>3 Trip
DDB #1047
HV IN>4 Trip
DDB #1048
LV IN>1 Trip
DDB #1049
LV IN>2 Trip
DDB #1050
LV IN>3 Trip
DDB #1051
LV IN>4 Trip
DDB #1052
TV IN>1 Trip
DDB #1053
TV IN>2 Trip
DDB #1054
TV IN>3 Trip
DDB #1055
TV IN>4 Trip
DDB #1216
HV I2>1 Trip
DDB #1217
HV I2>2 Trip
DDB #1218
HV I2>3 Trip
DDB #1219
HV I2>4 Trip
DDB #1220
LV I2>1 Trip
DDB #1221
LV I2>2 Trip
DDB #1222
LV I2>3 Trip
DDB #1223
LV I2>4 Trip
DDB #1224
TV I2>1 Trip
DDB #1225
TV I2>2 Trip
DDB #1226
TV I2>3 Trip
DDB #1227
TV I2>4 Trip
DDB #1228
F>1 Trip
DDB #1229
F>2 Trip
DDB #1230
F<1 Trip
DDB #1231
F<2 Trip
DDB #1232
F<3 Trip
DDB #1233
F<4 Trip
DDB #1234
V<1 Trip
DDB #1235
V<2 Trip
DDB #1236
V>1 Trip
DDB #1237
V>2 Trip
DDB #1238
VN>1 Trip
DDB #1239
VN>2 Trip
DDB #1240
W1 V/Hz>1 Trip
DDB #1241
W1 V/Hz>2 Trip
DDB #1242
W1 V/Hz>3 Trip
DDB #1243
W1 V/Hz>4 Trip
DDB #1244
W2 V/Hz>1 Trip
DDB #1245
W2 V/Hz>2 Trip
DDB #1246
W2 V/Hz>3 Trip
DDB #1247
W2 V/Hz>4 Trip

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-72

MiCOM P642, P643, P645


Back up trip logic
Dwel l
100
0
Output R1
DDB #000
Dwel l
100
0
Output R2
DDB #001
Dwel l
100
0
Output R3
DDB #002
DDB #200
Latchi ng
LED5 Red
DDB #201
LED5 Grn
DDB #202
Latchi ng
LED6 Red
DDB #203
LED6 Grn
DDB #891
Trip Initial
DDB #988
LV I>4 Trip
DDB #984
LV I>3 Trip
DDB #980
LV I>2 Trip
DDB #976
LV I>1 Trip
DDB #972
HV I>4 Trip
DDB #968
HV I>3 Trip
HV backup trip
LV backup trip
Any trip
DDB #1044
HV IN>1 Trip
DDB #1045
HV IN>2 Trip
DDB #1046
HV IN>3 Trip
DDB #1047
HV IN>4 Trip
DDB #1216
HV I2>1 Trip
DDB #1217
HV I2>2 Trip
DDB #1218
HV I2>3 Trip
DDB #1219
HV I2>4 Trip
DDB #964
HV I>2 Trip
DDB #960
HV I>1 Trip
1
DDB #1048
LV IN>1 Trip
DDB #1049
LV IN>2 Trip
DDB #1050
LV IN>3 Trip
DDB #1051
LV IN>4 Trip
DDB #1220
LV I2>1 Trip
DDB #1221
LV I2>2 Trip
DDB #1222
LV I2>3 Trip
DDB #1223
LV I2>4 Trip
1

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-73


General alarm
Drop-Off
0
500
Output R4
DDB #003
1
DDB #512
BatteryFail
DDB #508
Throu fault Alm
DDB #504
W2 V/Hz> PrTrp
DDB #503
W2 V/Hz> Alarm
DDB #502
W1 V/Hz> PrTrp
DDB #501
W1 V/Hz> Alarm
DDB #481
Breaker Fail
DDB #480
LOL alarm
DDB #479
FAA alarm
DDB #478
ThermalPtrp Alm
DDB #476
Cct Fail Alarm
DDB #475
CT Fail Alarm
DDB #477
VT Fail Alarm
DDB #450
SG-DDB Invalid
General alarm

PL
Breaker failure
Dwel l
100
0
Output R5
DDB #004
Dwel l
100
0
Output R6
DDB #005
CB2 retrip
CB1 retrip
DDB #1528
CB1 ReTrip 3ph
DDB #1530
CB2 ReTrip 3ph

Dwel l
100
0
Output R14
DDB #013
CB3 retrip
DDB #1532
CB3 ReTrip 3ph

P64x/EN PL/A42 Programmable Logic

(PL) 7-74

MiCOM P642, P643, P645


Any differential trip
Dwel l
100
0
Output R7
DDB #006
1
DDB #953
REF Trip TV
DDB #952
REF Trip LV
DDB #951
REF Trip HV
DDB #902
Idiff Trip

Any trip
Dwel l
100
0
Output R8
DDB #007
Dwel l
100
0
Output R9
DDB #008 DDB #891
Trip Initial
DDB #891
Trip Initial
Any trip
Any trip

PL
Pretrip alarm
Drop-Off
0
500
Output R11
DDB #010
Drop-Off
0
500
Output R12
DDB #011
1
DDB #478
ThermalPtrp Alm
DDB #504
W2 V/Hz> PrTrp
DDB #502
W1 V/Hz> PrTrp
V/Hz pretrip alarm
Thermal OL pretrip alarm

Fault recorder trigger
1
DDB #883
Fault REC TRIG
DDB #361
Function Key10
DDB #891
Trip Initial
DDB #508
Throu fault Alm
Fault Record Trigger

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-75


TV backup trip
Dwel l
100
0
Output R13
DDB #012
DDB #204
Latchi ng
LED7 Red
DDB #205
LED7 Grn
DDB #1004
TV I>4 Trip
DDB #1000
TV I>3 Trip
DDB #996
TV I>2 Trip
DDB #992
TV I>1 Trip
DDB #1052
TV IN>1 Trip
DDB #1053
TV IN>2 Trip
DDB #1054
TV IN>3 Trip
DDB #1055
TV IN>4 Trip
DDB #1224
TV I2>1 Trip
DDB #1225
TV I2>2 Trip
DDB #1226
TV I2>3 Trip
DDB #1227
TV I2>4 Trip
1

Opto isolator mappings
1
1
DDB #723
CB3 Closed
DDB #721
CB2 Closed
DDB #719
CB1 Closed
DDB #1259
Extern CB3 Trip
DDB #876
Reset Relays/LED
DDB #1258
Extern CB2 Trip
DDB #1257
Extern CB1 Trip
DDB #885
SG Select 1x
DDB #072
Input L9
DDB #884
SG Select x1
DDB #071
Input L8
DDB #070
Input L7
DDB #069
Input L6
DDB #068
Input L5
DDB #360
Function Key9
DDB #067
Input L4
DDB #066
Input L3
DDB #065
Input L2
DDB #356
Function Key5
DDB #064
Input L1

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-76

MiCOM P642, P643, P645


LED mapping
DDB #192
Latchi ng
LED1 Red
DDB #193
LED1 Grn
DDB #194
Latchi ng
LED2 Red
DDB #195
LED2 Grn
DDB #196
Latchi ng
LED3 Red
DDB #197
LED3 Grn
DDB #198
Latchi ng
LED4 Red
DDB #199
LED4 Grn
DDB #206
Latchi ng
LED8 Red
DDB #207
LED8 Grn
1
1
DDB #956
Hot Spot >3 Trip
DDB #955
Hot Spot >2 Trip
DDB #954
Hot Spot >1 Trip
DDB #959
Top Oil >3 Trip
DDB #958
Top Oil >2 Trip
DDB #957
Top Oil >1 Trip
DDB #953
REF Trip TV
DDB #952
REF Trip LV
DDB #951
REF Trip HV
DDB #902
Idiff Trip
DDB #1234
V<1 Trip
DDB #1235
V<2 Trip
DDB #1236
V>1 Trip
DDB #1237
V>2 Trip
DDB #1238
VN>1 Trip
DDB #1239
VN>2 Trip
DDB #1228
F>1 Trip
DDB #1229
F>2 Trip
DDB #1230
F<1 Trip
DDB #1231
F<2 Trip
DDB #1232
F<3 Trip
DDB #1233
F<4 Trip
DDB #1240
W1 V/Hz>1 Trip
DDB #1241
W1 V/Hz>2 Trip
DDB #1242
W1 V/Hz>3 Trip
DDB #1243
W1 V/Hz>4 Trip
DDB #1244
W2 V/Hz>1 Trip
DDB #1245
W2 V/Hz>2 Trip
DDB #1246
W2 V/Hz>3 Trip
DDB #1247
W2 V/Hz>4 Trip
1
DDB #1528
CB1 ReTrip 3ph
DDB #1530
CB2 ReTrip 3ph
DDB #1532
CB3 ReTrip 3ph
1

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-77


Function key and function LED mapping
DDB #216
Non -
Latchi ng
FnKeyLED5 Red
DDB #217
FnKeyLED5 Grn
DDB #218
Non -
Latchi ng
FnKeyLED6 Red
DDB #219
FnKeyLED6 Grn
DDB #220
Non -
Latchi ng
FnKeyLED7 Red
DDB #221
FnKeyLED7 Grn
DDB #222
Non -
Latchi ng
FnKeyLED8 Red
DDB #223
FnKeyLED8 Grn
DDB #224
Non -
Latchi ng
FnKeyLED9 Red
DDB #225
FnKeyLED9 Grn
DDB #226
Non -
Latchi ng
FnKeyLED10 Red
DDB #227
FnKeyLED10 Grn
DDB #887
Reset LOL
DDB #361
Function Key10
DDB #888
Reset Thermal
DDB #360
Function Key9
DDB #890
W2 Reset V/Hz
DDB #359
Function Key8
DDB #889
W1 Reset V/Hz
DDB #358
Function Key7
DDB #357
Function Key6
DDB #356
Function Key5

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-78

MiCOM P642, P643, P645


MICOM P645 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02B
Any trip mapping
DDB #1202
CL Input 4 Trip
DDB #1200
CL Input 2 Trip
DDB #1197
RTD 10 Trip
DDB #1195
RTD 8 Trip
DDB #1193
RTD 6 Trip
DDB #1191
RTD 4 Trip
DDB #1189
RTD 2 Trip
DDB #1201
CL Input 3 Trip
DDB #886
AnyTrip
DDB #1199
CL Input 1 Trip
DDB #1196
RTD 9 Trip
DDB #1194
RTD 7 Trip
DDB #1192
RTD 5 Trip
DDB #1190
RTD 3 Trip
DDB #1188
RTD 1 Trip
DDB #1004
TV I>4 Trip
DDB #996
TV I>2 Trip
DDB #988
LV I>4 Trip
DDB #980
LV I>2 Trip
DDB #972
HV I>4 Trip
DDB #964
HV I>2 Trip
DDB #956
Hot Spot >3 Trip
DDB #1000
TV I>3 Trip
DDB #954
Hot Spot >1 Trip
DDB #992
TV I>1 Trip
DDB #958
Top Oil >2 Trip
DDB #984
LV I>3 Trip
DDB #953
REF Trip TV
DDB #976
LV I>1 Trip
DDB #951
REF Trip HV
DDB #968
HV I>3 Trip
DDB #960
HV I>1 Trip
DDB #955
Hot Spot >2 Trip
DDB #959
Top Oil >3 Trip
DDB #957
Top Oil >1 Trip
DDB #952
REF Trip LV
DDB #902
Idiff Trip
DDB #1044
HV IN>1 Trip
DDB #1045
HV IN>2 Trip
DDB #1046
HV IN>3 Trip
DDB #1047
HV IN>4 Trip
DDB #1048
LV IN>1 Trip
DDB #1049
LV IN>2 Trip
DDB #1050
LV IN>3 Trip
DDB #1051
LV IN>4 Trip
DDB #1052
TV IN>1 Trip
DDB #1053
TV IN>2 Trip
DDB #1054
TV IN>3 Trip
DDB #1055
TV IN>4 Trip
DDB #1216
HV I2>1 Trip
DDB #1217
HV I2>2 Trip
DDB #1218
HV I2>3 Trip
DDB #1219
HV I2>4 Trip
DDB #1220
LV I2>1 Trip
DDB #1221
LV I2>2 Trip
DDB #1222
LV I2>3 Trip
DDB #1223
LV I2>4 Trip
DDB #1224
TV I2>1 Trip
DDB #1225
TV I2>2 Trip
DDB #1226
TV I2>3 Trip
DDB #1227
TV I2>4 Trip
DDB #1228
F>1 Trip
DDB #1229
F>2 Trip
DDB #1230
F<1 Trip
DDB #1231
F<2 Trip
DDB #1232
F<3 Trip
DDB #1233
F<4 Trip
DDB #1234
V<1 Trip
DDB #1235
V<2 Trip
DDB #1236
V>1 Trip
DDB #1237
V>2 Trip
DDB #1238
VN>1 Trip
DDB #1239
VN>2 Trip
DDB #1240
W1 V/Hz>1 Trip
DDB #1241
W1 V/Hz>2 Trip
DDB #1242
W1 V/Hz>3 Trip
DDB #1243
W1 V/Hz>4 Trip
DDB #1244
W2 V/Hz>1 Trip
DDB #1245
W2 V/Hz>2 Trip
DDB #1246
W2 V/Hz>3 Trip
DDB #1247
W2 V/Hz>4 Trip
1

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-79


Back up trip logic
DDB #960
HV I>1 Trip
DDB #964
HV I>2 Trip
DDB #968
HV I>3 Trip
DDB #972
HV I>4 Trip
DDB #976
LV I>1 Trip
DDB #980
LV I>2 Trip
DDB #984
LV I>3 Trip
DDB #988
LV I>4 Trip
DDB #891
Trip Initial
HV backup trip
LV backup trip
Any trip
DDB #200
Latchi ng
LED5 Red
DDB #201
LED5 Grn
Dwell
100
0
Output R1
DDB #000
DDB #202
Latchi ng
LED6 Red
DDB #203
LED6 Grn
Dwell
100
0
Output R2
DDB #001
Dwell
100
0
Output R3
DDB #002
DDB #1044
HV IN>1 Trip
DDB #1045
HV IN>2 Trip
DDB #1046
HV IN>3 Trip
DDB #1047
HV IN>4 Trip
DDB #1216
HV I2>1 Trip
DDB #1217
HV I2>2 Trip
DDB #1218
HV I2>3 Trip
DDB #1219
HV I2>4 Trip
1
DDB #1048
LV IN>1 Trip
DDB #1049
LV IN>2 Trip
DDB #1050
LV IN>3 Trip
DDB #1051
LV IN>4 Trip
DDB #1220
LV I2>1 Trip
DDB #1221
LV I2>2 Trip
DDB #1222
LV I2>3 Trip
DDB #1223
LV I2>4 Trip
1

PL

P64x/EN PL/A42 Programmable Logic

(PL) 7-80

MiCOM P642, P643, P645


General alarm
DDB #450
SG-DDB Invalid
DDB #477
VT Fail Alarm
DDB #476
Cct Fail Alarm
DDB #478
ThermalPtrp Alm
DDB #479
FAA alarm
DDB #480
LOL alarm
DDB #481
Breaker Fail
DDB #475
CT Fail Alarm
DDB #501
W1 V/Hz> Alarm
DDB #502
W1 V/Hz> PrTrp
DDB #503
W2 V/Hz> Alarm
DDB #504
W2 V/Hz> PrTrp
DDB #508
Throu fault Alm
DDB #512
BatteryFail
Drop-Of f
0
500
Output R4
DDB #003 1

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-81


Breaker failure
CB2 retrip
CB1 retrip
Dwell
100
0
Output R5
DDB #004
Dwell
100
0
Output R6
DDB #005
DDB #1528
CB1 ReTrip 3ph
DDB #1530
CB2 ReTrip 3ph

CB3 retrip
CB4 retrip
CB5 retrip
Dwell
100
0
Output R14
DDB #013
Dwell
100
0
Output R15
DDB #014
Dwell
100
0
Output R16
DDB #015
DDB #1532
CB3 ReTrip 3ph
DDB #1534
CB4 ReTrip 3ph
DDB #1536
CB5 ReTrip 3ph

PL
Any differential trip
DDB #902
Idiff Trip
DDB #951
REF Trip HV
DDB #952
REF Trip LV
DDB #953
REF Trip TV
1
Dwell
100
0
Output R7
DDB #006

P64x/EN PL/A42 Programmable Logic

(PL) 7-82

MiCOM P642, P643, P645


Any trip
DDB #891
Trip Initial
DDB #891
Trip Initial
DDB #891
Trip Initial
Any trip
Any trip
Any trip
Dwell
100
0
Output R8
DDB #007
Dwell
100
0
Output R9
DDB #008
Dwell
100
0
Output R10
DDB #009

Pretrip alarm
DDB #502
W1 V/Hz> PrTrp
DDB #504
W2 V/Hz> PrTrp
1
DDB #478
ThermalPtrp Alm
V/Hz pretrip alarm
Thermal OL pretrip alarm
Drop-Of f
0
500
Output R11
DDB #010
Drop-Of f
0
500
Output R12
DDB #011

PL
TV backup trip
DDB #992
TV I>1 Trip
DDB #996
TV I>2 Trip
DDB #1000
TV I>3 Trip
DDB #1004
TV I>4 Trip
Dwell
100
0
Output R13
DDB #012
DDB #204
Latchi ng
LED7 Red
DDB #205
LED7 Grn
DDB #1052
TV IN>1 Trip
DDB #1053
TV IN>2 Trip
DDB #1054
TV IN>3 Trip
DDB #1055
TV IN>4 Trip
DDB #1224
TV I2>1 Trip
DDB #1225
TV I2>2 Trip
DDB #1226
TV I2>3 Trip
DDB #1227
TV I2>4 Trip
1

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-83


Fault recorder trigger
DDB #508
Throu fault Alm
DDB #891
Trip Initial
1 DDB #883
Fault REC TRIG
DDB #361
Function Key10

Opto isolator mappings
DDB #064
Input L1
DDB #884
SG Select x1
DDB #065
Input L2
DDB #885
SG Select 1x
DDB #066
Input L3
DDB #067
Input L4
DDB #068
Input L5
DDB #069
Input L6
DDB #070
Input L7
DDB #071
Input L8
DDB #072
Input L9
DDB #073
Input L10
DDB #074
Input L11
DDB #075
Input L12
DDB #076
Input L13
DDB #1257
Extern CB1 Trip
DDB #1258
Extern CB2 Trip
DDB #1259
Extern CB3 Trip
DDB #1260
Extern CB4 Trip
DDB #1261
Extern CB5 Trip
DDB #876
Reset Relays/LED
DDB #719
CB1 Closed
DDB #721
CB2 Closed
DDB #723
CB3 Closed
DDB #725
CB4 Closed
DDB #727
CB5 Closed
DDB #356
Function Key5
1
DDB #360
Function Key9
1

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-84

MiCOM P642, P643, P645


LED mapping
DDB #902
Idiff Trip
DDB #951
REF Trip HV
DDB #952
REF Trip LV
DDB #953
REF Trip TV
1
DDB #957
Top Oil >1 Trip
DDB #958
Top Oil >2 Trip
DDB #959
Top Oil >3 Trip
DDB #954
Hot Spot >1 Trip
DDB #955
Hot Spot >2 Trip
DDB #956
Hot Spot >3 Trip
1
1
DDB #192
Latchi ng
LED1 Red
DDB #193
LED1 Grn
DDB #194
Latchi ng
LED2 Red
DDB #195
LED2 Grn
DDB #196
Latchi ng
LED3 Red
DDB #197
LED3 Grn
DDB #198
Latchi ng
LED4 Red
DDB #199
LED4 Grn
DDB #206
Latchi ng
LED8 Red
DDB #207
LED8 Grn
DDB #1228
F>1 Trip
DDB #1229
F>2 Trip
DDB #1230
F<1 Trip
DDB #1231
F<2 Trip
DDB #1232
F<3 Trip
DDB #1233
F<4 Trip
DDB #1234
V<1 Trip
DDB #1235
V<2 Trip
DDB #1236
V>1 Trip
DDB #1237
V>2 Trip
DDB #1238
VN>1 Trip
DDB #1239
VN>2 Trip
DDB #1240
W1 V/Hz>1 Trip
DDB #1241
W1 V/Hz>2 Trip
DDB #1242
W1 V/Hz>3 Trip
DDB #1243
W1 V/Hz>4 Trip
DDB #1244
W2 V/Hz>1 Trip
DDB #1245
W2 V/Hz>2 Trip
DDB #1246
W2 V/Hz>3 Trip
DDB #1247
W2 V/Hz>4 Trip
1
DDB #1528
CB1 ReTrip 3ph
DDB #1530
CB2 ReTrip 3ph
DDB #1532
CB3 ReTrip 3ph
DDB #1534
CB4 ReTrip 3ph
DDB #1536
CB5 ReTrip 3ph

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-85


Function key and function LED mapping
DDB #356
Function Key5
DDB #357
Function Key6
DDB #889
W1 Reset V/Hz
DDB #890
W2 Reset V/Hz
DDB #888
Reset Thermal
DDB #358
Function Key7
DDB #359
Function Key8
DDB #887
Reset LOL
DDB #360
Function Key9
DDB #361
Function Key 10
DDB #216
Non -
Latchi ng
FnKey LED5 Red
DDB #217
FnKey LED5 Grn
DDB #218
Non -
Latchi ng
FnKey LED6 Red
DDB #219
FnKey LED6 Grn
DDB #220
Non -
Latchi ng
FnKey LED7 Red
DDB #221
FnKey LED7 Grn
DDB #222
Non -
Latchi ng
FnKey LED8 Red
DDB #223
FnKey LED8 Grn
DDB #224
Non -
Latchi ng
FnKey LED9 Red
DDB #225
FnKey LED9 Grn
DDB #226
Non -
Latchi ng
FnKeyLED10 Red
DDB #227
FnKeyLED10 Grn

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-86

MiCOM P642, P643, P645


MICOM P642 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02C
The same PSL included in firmware version 02B is used in firmware version 02C with minor
changes in the fault recorder trigger and the opto input mapping.
Fault recorder trigger
In firmware version 02C, a 100 msec dwell timer has been added to the fault recorder
trigger.
1 DDB #883
Fault REC TRIG
DDB #891
Trip Initial
DDB #1779
TF Recorder trig
Dwel l
100
0

Opto isolator mappings
In firmware version 02C, the FTR de-energised signal has been included.
DDB #721
CB2 Closed
DDB #719
CB1 Closed
DDB #876
Reset Relays/LED
DDB #1258
Extern CB2 Trip
DDB #1257
Extern CB1 Trip
DDB #885
SG Select 1x
DDB #884
SG Select x1
DDB #071
Input L8
DDB #070
Input L7
DDB #068
Input L5
DDB #067
Input L4
DDB #066
Input L3
DDB #065
Input L2
DDB #064
Input L1
&
1
1
DDB #878
TFR De-energised

PL

Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-87


MICOM P643 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02C
The same PSL included in firmware version 02B is used in firmware version 02C with minor changes
in the fault recorder trigger and the opto input mapping.
Fault recorder trigger
In firmware version 02C, a 100 msec dwell timer has been added to the fault recorder trigger.
1 DDB #883
Fault REC TRIG
DDB #361
Function Key10
DDB #891
Trip Initial
Dwel l
100
0
DDB #1779
TF Recorder trig

Opto isolator mappings
In firmware version 02C, the FTR de-energised signal has been included.
1
1
DDB #723
CB3 Closed
DDB #721
CB2 Closed
DDB #719
CB1 Closed
DDB #1259
Extern CB3 Trip
DDB #876
Reset Relays/LED
DDB #1258
Extern CB2 Trip
DDB #1257
Extern CB1 Trip
DDB #885
SG Select 1x
DDB #072
Input L9
DDB #884
SG Select x1
DDB #071
Input L8
DDB #070
Input L7
DDB #069
Input L6
DDB #068
Input L5
DDB #360
Function Key9
DDB #067
Input L4
DDB #066
Input L3
DDB #065
Input L2
DDB #356
Function Key5
DDB #064
Input L1
DDB #878
TFR De-energised
&
1
1
1

PL


P64x/EN PL/A42 Programmable Logic

(PL) 7-88

MiCOM P642, P643, P645


MICOM P645 PROGRAMMABLE SCHEME LOGIC- SW VERSION 02C
The same PSL included in firmware version 02B is used in firmware version 02C with minor
changes in the fault recorder trigger and the opto input mapping.
Fault recorder trigger
In firmware version 02C, a 100 msec dwell timer has been added to the fault recorder
trigger.
DDB #891
Trip Initial
1 DDB #883
Fault REC TRIG
DDB #361
Function Key10
DDB #1779
TF Recorder trig
Dwel l
100
0

PL
Programmable Logic P64x/EN PL/A42

MiCOM P642, P643, P645

(PL) 7-89


Opto isolator mappings
In firmware version 02C, the FTR de-energised signal has been included.
DDB #064
Input L1
DDB #884
SG Select x1
DDB #065
Input L2
DDB #885
SG Select 1x
DDB #066
Input L3
DDB #067
Input L4
DDB #068
Input L5
DDB #069
Input L6
DDB #070
Input L7
DDB #071
Input L8
DDB #072
Input L9
DDB #073
Input L10
DDB #074
Input L11
DDB #075
Input L12
DDB #076
Input L13
DDB #1257
Extern CB1 Trip
DDB #1258
Extern CB2 Trip
DDB #1259
Extern CB3 Trip
DDB #1260
Extern CB4 Trip
DDB #1261
Extern CB5 Trip
DDB #876
Reset Relays/LED
DDB #719
CB1 Closed
DDB #721
CB2 Closed
DDB #723
CB3 Closed
DDB #725
CB4 Closed
DDB #727
CB5 Closed
DDB #356
Function Key5
1
DDB #360
Function Key9
1
& DDB #878
TFR De-energised
1
1
1
1
1

PL
P64x/EN PL/A42 Programmable Logic

(PL) 7-90

MiCOM P642, P643, P645


PL

Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645


MR
MEASUREMENTS AND
RECORDING







Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams:


10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)
P64x/EN MR/A42 Measurements and Recording



MiCOM P642, P643, P645

MR


Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-1

MR
CONTENTS
(MR) 8-
1. MEASUREMENTS AND RECORDING 3
1.1 Introduction 3
1.2 Event & fault records 3
1.2.1 Types of event 5
1.2.1.1 Change of state of opto-isolated inputs 5
1.2.1.2 Change of state of one or more output relay contacts 5
1.2.1.3 Relay alarm conditions 6
1.2.1.4 Protection element starts and trips 6
1.2.1.5 General events 7
1.2.1.6 Fault records 7
1.2.1.7 Maintenance reports 7
1.2.1.8 Setting changes 7
1.2.2 Resetting of event or fault records 8
1.2.3 Viewing event records using MiCOM S1 Studio support software 8
1.2.4 Event filtering 10
1.3 Disturbance recorder 11
1.4 Measurements 13
1.4.1 Measured voltages and currents 13
1.4.2 Sequence voltages and currents 13
1.4.3 Power and energy quantities 14
1.4.4 Rms. voltages and currents 14
1.4.5 Demand values 14
1.4.6 Settings 15
1.4.7 Measurement display quantities 16
1.4.7.1 Measurements 1 16
1.4.7.2 Measurements 2 17
1.4.7.3 Measurements 3 19















P64x/EN MR/A42 Measurements and Recording

(MR) 8-2

MiCOM P642, P643, P645

MR

Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-3

MR
1. MEASUREMENTS AND RECORDING
1.1 Introduction
The P64x is equipped with integral measurements, event, fault and disturbance recording
facilities suitable for analysis of complex system disturbances.
The relay is flexible enough to allow for the programming of these facilities to specific user
application requirements and are discussed below.
1.2 Event & fault records
The relay records and time tags up to 512 events and stores them in non-volatile (battery
backed up) memory. This enables the system operator to establish the sequence of events
that occurred in the relay following a particular power system condition or switching
sequence. When the available space is used up, the oldest event is automatically
overwritten by the new one.
The real-time clock in the relay provides the time tag to each event, to a resolution of 1 ms.
The event records can be viewed either from the frontplate LCD or remotely using the
communications ports (courier and MODBUS versions only).
For local viewing on the LCD of event, fault and maintenance records, select the VIEW
RECORDS menu column. See the following table.
Setting range
Menu text Default setting
Min. Max.
Step size
VIEW RECORDS
Select Event 0 0 249
Setting range from 0 to 511. This selects the required event record from the possible 512
that may be stored. A value of 0 corresponds to the latest event and so on.
Menu Cell Ref (From record)
Latched alarm active, Latched alarm
inactive, Self reset alarm active, Self reset
alarm inactive, Relay contact event, Opto-
isolated input event, Protection event,
General event, Fault record event,
Maintenance record event
Indicates the type of event.
Time and Date Data
Time & Date Stamp for the event given by the internal Real Time Clock.
Event text Data.
Up to 32 Character description of the Event. See the event sheet in the Relay Menu
Database document, P64x/EN/MD.
Event Value Data.
32-bit binary string indicating ON or OFF (1 or 0) status of relay contact, opto input, alarm
or protection event, depending on event type. Unsigned integer is used for maintenance
records. See the event sheet in the Relay Menu Database document, P64x/EN/MD for
details.
Select Fault 0 0 4 1
Setting range from 0 to 4. This selects the required fault record from the possible 5 that
may be stored. A value of 0 corresponds to the latest fault and so on.
Faulted Phase 00000000
Displays the faulted phase as a binary string, bits 0 8 = Start A/B/C/N Trip A/B/C/N.
P64x/EN MR/A42 Measurements and Recording

(MR) 8-4

MiCOM P642, P643, P645

MR
Setting range
Menu text Default setting
Min. Max.
Step size
Start elements 1 00000000000000000000000000000000
32-bit binary string. Gives the status of the first 32 start signals. See Data Type G84 in the
Relay Menu Database document, P64x/EN/MD for details.
Start elements 2 00000000000000000000000000000000
32-bit binary string. Gives the status of the second 32 start signals. See Data Type G107
in the Relay Menu Database document, P64x/EN/MD for details.
Start elements 3 00000000000000000000000000000000
32-bit binary string. Gives the status of the third 32 start signals. See Data Type G129 in
the Relay Menu Database document, P64x/EN/MD for details.
Trip elements 1 00000000000000000000000000000000
32-bit binary string. Gives the status of the first 32 trip signals. See Data Type G85 in the
Relay Menu Database document, P64x/EN/MD for details.
Trip elements 2 00000000000000000000000000000000
32-bit binary string gives the status of the second 32 trip signals. See Data Type G86 in
the Relay Menu Database document, P64x/EN/MD for details.
Trip elements 3 00000000000000000000000000000000
32-bit binary string Gives the status of the third 32 trip signals. See Data Type G130 in the
Relay Menu Database document, P64x/EN/MD for details.
Fault Alarms 0000001000000000
32-bit binary string Gives the status of the fault alarm signals. See Data Type G87 in the
Relay Menu Database document, P64x/EN/MD for details.
Fault Time Data.
Fault time and date.
Active Group Data.
Active setting group 1-4.
System Frequency Data
System frequency.
Fault Duration
Fault duration. Time from the start or trip until the undercurrent elements indicate the CB is
open.
CB Operate Time Data.
CB operating time. Time from protection trip to undercurrent elements indicating the CB is
open.
Relay Trip Time Data.
Relay trip time. Time from protection start to protection trip.
The following cells provide measurement information of the fault : IA-1, IB-1, IC-1, VAB,
VBC, VCA, VAN, VBN, VCN, IA-2, IB-2, IC-2, IA Differential, IB Differential, IC Differential,
VN1 Measured, VN2 Measured, VN Derived, IN Measured, I Sensitive, IREF Diff, IREF
Bias, I2, V2, 3 Phase Watts, 3 Phase VARs, 3Ph Power Factor, RTD 1-10, CLIO Input 1-4,
64S V Magnitude, 64S I Magnitude, 64S R primary.
Select Maint 0 0 9 1
Setting range from 0 to 9. This selects the required maintenance report from the possible
10 that may be stored. A value of 0 corresponds to the latest report and so on.
Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-5

MR
Setting range
Menu text Default setting
Min. Max.
Step size
Maint Text Data.
Up to 32 Character description of the occurrence. See the Relay Menu Database
document, P64x/EN MD for details.
Maint Type Data.
Maintenance record fault type. This is a number defining the fault type.
Maint Data 0 0 4 1
Error code associated with the failure found by the self monitoring. The Maint Type and
Data cells are numbers representative of the occurrence. They form a specific error code
which should be quoted in any related correspondence to Report Data.
Reset Indication No No, Yes N/A
Resets latched LEDs and latched relay contacts, provided the relevant protection element
has reset.
For extraction from a remote source using communications, see the SCADA
Communications chapter P64x/EN SC.
For a full list of all the event types and the meaning of their values, see the Relay Menu
Database document P64x/EN MD.
1.2.1 Types of event
An event may be a change of state of a control input or output relay, an alarm condition, or a
setting change. The following sections show the various items that constitute an event:
1.2.1.1 Change of state of opto-isolated inputs
If one or more of the opto (logic) inputs has changed state since the last time the protection
algorithm ran, the new status is logged as an event. When this event is selected to be
viewed on the LCD, three cells appear, as shown below:
Time & date of event
LOGIC INPUTS
Event Value 0101010101010101
The Event Value is an 8, 12, 16, 24 or 32-bit word showing the status of the opto inputs,
where the least significant bit (extreme right) corresponds to opto input 1. The same
information is present if the event is extracted and viewed using a PC.
1.2.1.2 Change of state of one or more output relay contacts
If one or more of the output relay contacts have changed state since the last time the
protection algorithm ran, the new status is logged as an event. When this event is selected
to be viewed on the LCD, three cells appear, as shown below:
Time & date of event
OUTPUT CONTACTS
Event Value 010101010101010101010
The Event Value is a 7, 11, 14, 15, 16, 22, 24 or 32-bit word showing the status of the output
contacts, where the least significant bit (extreme right) corresponds to output contact 1. The
same information is present if the event is extracted and viewed using a PC.
P64x/EN MR/A42 Measurements and Recording

(MR) 8-6

MiCOM P642, P643, P645

MR
1.2.1.3 Relay alarm conditions
Any alarm conditions generated by the relays are logged as individual events. The following
table shows examples of some of the alarm conditions and how they appear in the event list:
Resulting event
Alarm condition
Event text Event value
Alarm Status 1 (Alarms 1 to 32) (32 bits)
Setting Group Via Opto Invalid Setting Grp Invalid ON/OFF
Bit position 2 in 32-bit
field
Protection Disabled Protn Disabled ON/OFF
Bit position 3 in 32-bit
field
Frequency Out of Range Freq out of Range ON/OFF
Bit position 13 in 32-bit
field
VTS Alarm VT Fail Alarm ON/OFF
Bit position 4 in 32-bit
field
CB Trip Fail Protection CB Fail ON/OFF
Bit position 6 in 32-bit
field
Alarm Status 2 (Alarms 1 to 32) (32 bits)
SR User Alarm 1 to 4
(Self Reset)
SR User Alarm 1 to 4
ON/OFF
Bit position 17 to 31 in
32-bit field
MR User Alarm 5 to 16
(Manual Reset)
MR User Alarm 5 to 16
ON/OFF
Bit position 16 to 27 in
32-bit field
Alarm Status 3 (Alarms 1 to 32) (32 bits)
Battery Fail Battery Fail ON/OFF
Bit position 0 in 32-bit
field
Field Voltage Fail Field V Fail ON/OFF
Bit position 1 in 32-bit
field
The previous table shows the abbreviated description given to the various alarm conditions
and a corresponding value between 0 and 31. This value is appended to each alarm event
in a similar way to the input and output events described previously. It is used by the event
extraction software, such as MiCOM S1 Studio, to identify the alarm and is therefore invisible
if the event is viewed on the LCD. Either ON or OFF is shown after the description to signify
whether the particular condition has become operated or has reset.
The User Alarms can be operated from an opto input or a control input using the PSL. They
can be useful to give an alarm LED and message on the LCD and an alarm indication
through the communications of an external condition, for example trip circuit supervision
alarm or rotor earth fault alarm. The menu text editor in MiCOM S1 Studio can be used to
edit the user alarm text to give a more meaningful description on the LCD.
1.2.1.4 Protection element starts and trips
Any operation of protection elements, (either a start or a trip condition) is logged as an event
record, consisting of a text string indicating the operated element and an event value. Again,
this value is intended for use by the event extraction software, such as MiCOM S1 Studio,
rather than for the user, and is therefore invisible when the event is viewed on the LCD.
Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-7

MR
1.2.1.5 General events
Several events come under the heading of General Events. An example is shown in the
following table.
Nature of event
Displayed text in event
record
Displayed value
Level 1 password modified,
either from user interface,
front or rear port.
PW1 modified UI, F, R or R2 0 UI=6, F=11, R=16, R2=38
A complete list of the General Events is given in the Relay Menu Database document,
P64x/EN MD. This is a separate document, available for downloaded from our website.
1.2.1.6 Fault records
Each time a fault record is generated, an event is also created. The event states that a fault
record was generated, with a corresponding time stamp.
Further down the VIEW RECORDS column, select the Select Fault cell to view the actual
fault record, which is selectable from up to 5 records. These records consist of, for example,
fault flags, fault location, and fault measurements. The time stamp given in the fault record
is more accurate than the corresponding stamp given in the event record as the event is
logged some time after the actual fault record is generated.
The fault record is triggered from the Fault REC. TRIG. signal assigned in the default
programmable scheme logic to relay 3, protection trip. The fault measurements in the fault
record are given at the time of the protection start. The fault recorder does not stop
recording until any start (DDB 832) or the any trip signals (DDB 626) resets to record all the
protection flags during the fault.
The triggering contact (relay 3 for example) is recommended to be self-resetting and not
latching. If a latching contact is chosen, the fault record is not generated until the contact
has fully reset.
1.2.1.7 Maintenance reports
Internal failures detected by the self-monitoring circuitry, such as watchdog failure or field
voltage failure are logged into a maintenance report. The maintenance report holds up to
ten such events and is accessed from the Select Report cell at the bottom of the VIEW
RECORDS column.
Each entry consists of a self-explanatory text string and a Type and Data cell, which are
explained in the menu extract in section 1.2 Event & fault records and in further detail in the
Relay Menu Database document P64x/EN MD.
Each time a Maintenance Report is generated, an event is also created. The event states
that a report was generated, with a corresponding time stamp.
1.2.1.8 Setting changes
Changes to any setting in the relay are logged as an event. Two examples are shown in the
following table:
Type of setting change Displayed text in event record Displayed value
Control/Support Setting C & S Changed 22
Group # Change Group # Changed #
Where # = 1 to 4
Note: Control/Support settings are such as communications, measurement,
CT/VT ratio settings, which are not duplicated in the four setting
groups. When any of these settings are changed, the event record is
created simultaneously. However, changes to protection or
disturbance recorder settings only generate an event once the
settings have been confirmed at the setting trap.
P64x/EN MR/A42-S Measurements and Recording

(MR) 8-8

MiCOM P642, P643, P645

MR
1.2.2 Resetting of event or fault records
To delete the event, fault or maintenance reports, use the RECORD CONTROL column.
1.2.3 Viewing event records using MiCOM S1 Studio support software
When the event records are extracted and viewed on a PC they look slightly different than
when viewed on the LCD. The following shows an example of how various events appear
when displayed using MiCOM S1 Studio:
Monday 08 January 2001 18:45:28.633 GMT V<1 Trip A/AB ON
Schneider Electric: MiCOM P643
Model Number: P643314B2A0020A
Address: 001 Column: 0F Row: 26
Event Type: Setting event
Event Value: 00000001000000000000000000000000
Monday 08 January 2001 18:45:28.634 GMT Output Contacts
Schneider Electric: MiCOM P643
Model Number: P643314B2A0020A
Address: 001 Column: 00 Row: 21
Event Type: Device output changed state
Event Value: 00000000001100
OFF 0 Output R1
OFF 1 Output R2
ON 2 R3 Any Trip
ON 3 R4 General Alarm
OFF 4 R5 CB Fail
OFF 5 R6 E/F Trip
OFF 6 R7 Volt Trip
OFF 7 R8 Freq Trip
OFF 8 R9 Diff Trip
OFF 9 Output R10
OFF 10 R11 NPS Trip
OFF 11 Output R12
OFF 12 Output R13
OFF 13 R14 V/Hz Trip
Monday 08 January 2001 18:45:28.633 GMT Voltage Prot Alm ON
Schneider Electric: MiCOM P643
Model Number: P643314B2A0020A
Address: 001 Column: 00 Row: 22
Event Type: Alarm event
Event Value: 00001000000000000000000000000000
Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-9

MR
OFF 0 Battery Fail
OFF 1 Field Volt Fail
OFF 2 SG-opto Invalid
OFF 3 Prot'n Disabled
OFF 4 VT Fail Alarm
OFF 5 CT Fail Alarm
OFF 6 CB Fail Alarm
OFF 7 Not Used
OFF 8 Not Used
OFF 9 Not Used
OFF 10 Not Used
OFF 11 Not Used
OFF 12 Not Used
OFF 13 Fault Freq Lock
OFF 14 CB Status Alarm
OFF 15 Not Used
OFF 16 Not Used
OFF 17 Not Used
OFF 18 NPS Alarm
OFF 19 V/Hz Alarm
OFF 20 Field Fail Alarm
OFF 21 RTD Thermal Alm
OFF 22 RTD Open Cct
OFF 23 RTD short Cct
OFF 24 RTD Data Error
OFF 25 RTD Board Fail
OFF 26 Freq Prot Alm
ON 27 Voltage Prot Alm
OFF 28 User Alarm 1
OFF 29 User Alarm 2
OFF 30 User Alarm 3
OFF 31 User Alarm 4
As can be seen, the first line gives the description and time stamp for the event, while the
additional information displayed below may be collapsed using the +/ symbol.
For further information regarding events and their specific meaning, refer to the Relay Menu
Database document, P64x/EN MD. This is a standalone document not included in this
manual.
P64x/EN MR/A42 Measurements and Recording

(MR) 8-10

MiCOM P642, P643, P645

MR
1.2.4 Event filtering
Event reporting can be disabled from all interfaces that support setting changes. The
settings that control the various types of events are in the record control column. The effect
of setting each to disabled is as follows:
Menu text Default setting Available settings
RECORD CONTROL
Clear Events No No or Yes
Selecting Yes clears the existing event log and an event is generated indicating that the
events have been erased.
Clear Faults No No or Yes
Selecting Yes causes the existing fault records to be erased from the relay.
Clear Maint. No No or Yes
Selecting Yes causes the existing maintenance records to be erased from the relay.
Alarm Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for all alarms.
Relay O/P Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any change in relay output
contact state.
Opto Input Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any change in logic input state.
General Event Enabled Enabled or Disabled
Disabling this setting means that no General Events is generated. See event record sheet
in the Relay Menu Database document, P64x/EN MD for list of general events.
Fault Rec Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any fault that produces a fault
record.
Maint. Rec Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any maintenance records.
Protection Event Enabled Enabled or Disabled
Disabling this setting means that no event is generated for any operation of the protection
elements.
Disturbance Record Memory No No or Yes
Selecting Yes causes the existing disturbance record to be erased from the memory.
DDB 31 - 0 11111111111111111111111111111111
32 bit setting to enable or disable the event recording for DDBs 0-31. For each bit 1 =
event recording Enabled, 0 = event recording Disabled.
DDB 2407 to 2016 11111111111111111111111111111111
32 bit setting to enable or disable the event recording for DDBs 2407 to 2016. For each bit
1 = event recording Enabled, 0 = event recording Disabled. There are similar cells
showing 32 bit binary strings for all DDBs from 0 to 2407. The first and last 32 bit binary
strings only are shown here.
Note: Some occurrences result in more than one type of event, for example
a battery failure produces an alarm event and a maintenance record
event.
Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-11

MR
If the Protection Event setting is Enabled, a further set of settings is revealed which allow the
event generation by individual DDB signals to be enabled or disabled.
For further information on events and their specific meaning, see the Relay Menu Database
document P64x/EN MD.
1.3 Disturbance recorder
The integral disturbance recorder has an area of memory specifically set aside for record
storage. The number of records that may be stored by the relay is dependent on the
duration of the selected recording. The relay can typically store a minimum of 50 records,
each of 1.5 seconds duration (8 analogue channels and 32 digital channels). However,
VDEW relays have the same total record length but the VDEW protocol dictates that only 8
records can be extracted through the rear port. Disturbance records continue to be recorded
until the available memory is exhausted, at which time the oldest records are overwritten to
make space for the newest ones.
The recorder stores actual samples that are taken at a rate of 24 samples per cycle.
Each disturbance record consists of a maximum of 19/26/30 analog data channels for
P642/3/5 with software versions 02B and further. There are 9/16/22 analog channels
available in P642/3/5 respectively with software versions 01B and 01D. Also, 32 digital data
channels are available. The relevant CT and VT ratios for the analog channels are also
extracted to enable scaling to primary quantities. If a CT ratio is set to less than unity, the
relay chooses a scaling factor of zero for the appropriate channel.
The following table shows the DISTURBANCE RECORDER menu column.
Setting range
Menu text Default setting
Min. Max.
Step size
DISTURB RECORDER
Duration 1.5 s 0.1 s 10.5 s 0.01 s
Overall recording time setting.
Trigger Position 33.3% 0 100% 0.1%
Trigger point setting as a percentage of the duration. For example, the default settings
show that the overall recording time is set to 1.5 s with the trigger point being at 33.3% of
this, giving 0.5 s pre-fault and 1 s post-fault recording times.
Trigger Mode Single Single or Extended
If set to Single and if a further trigger occurs while a recording is taking place, the recorder
ignores the trigger. However, if this is set to Extended, the post-trigger timer is reset to
zero, extending the recording time.
P642 P643 P645 Default Setting
Analog. Channel 1 Analog. Channel 1 VA
Analog. Channel 2 Analog. Channel 2 VB
Analog. Channel 3 Analog. Channel 3 VC
Analog. Channel 1 Analog. Channel 4 Analog. Channel 4 VX
Analog. Channel 2 Analog. Channel 5 Analog. Channel 5 A1
Analog. Channel 3 Analog. Channel 6 Analog. Channel 6 B1
Analog. Channel 4 Analog. Channel 7 Analog. Channel 7 C1
Analog. Channel 5 Analog. Channel 8 Analog. Channel 8 N1
Analog. Channel 6 Analog. Channel 9 Analog. Channel 9 A2
Analog. Channel 7 Analog. Channel 10 Analog. Channel 10 B2
Analog. Channel 8 Analog. Channel 11 Analog. Channel 11 C2
P64x/EN MR/A42 Measurements and Recording

(MR) 8-12

MiCOM P642, P643, P645

MR
Setting range
Menu text Default setting
Min. Max.
Step size
Analog. Channel 9 Analog. Channel 12 Analog. Channel 12 IN2
Analog. Channel 13 Analog. Channel 13 IA3
Analog. Channel 14 Analog. Channel 14 B3
Analog. Channel 15 Analog. Channel 15 IC3
Analog. Channel 16 Analog. Channel 16 IN3
Analog. Channel 17 IA4
Analog. Channel 18 IB4
Analog. Channel 19 IC4
Analog. Channel 20 IA5
Analog. Channel 21 IB5
Analog. Channel 22 IC5
Analog. Channel 10 Analog. Channel 17 Analog. Channel 23 IA DIFF
Analog. Channel 11 Analog. Channel 18
ANALOG.
CHANNEL 24
IB DIFF
Analog. Channel 12 Analog. Channel 19
ANALOG.
CHANNEL 25
IC DIFF
Analog. Channel 13 Analog. Channel 20 Analog. Channel 26 IA Bias
Analog. Channel 14 Analog. Channel 21 Analog. Channel 27 IB Bias
Analog. Channel 15 Analog. Channel 22 Analog. Channel 28 IC Bias
Analog. Channel 16 Analog. Channel 23 Analog. Channel 29 LoZ REF HV Diff
Analog. Channel 17 Analog. Channel 24 Analog. Channel 30 LoZ REF HV Bias
Analog. Channel 18 Analog. Channel 25 - Frequency
Analog. Channel 19 Analog. Channel 26 - Unused

Selects any available analog input to be assigned to this channel. The options are VA, VB,
VC, VX, A1, B1, C1, N1, A2, B2, C2, IN2, IA3, IB3, IC3, IN3, IA4, IB4, IC4, IA5, IB5,
IC5, IA Diff, IB Diff, IC Diff, IA Bias, IB bias, IC bias, LoZ REF HV Diff, LoZ REF HV Bias,
LoZ REF LV Diff, LoZ REF LV Bias, LoZ REF TV Diff, LoZ REF TV Bias, Frequency
depending on the model. Software releases 01B and 01D do not include the differential
and bias currents and the frequency signals. P64x relays with software version 02B and
further include these signals.
Digital Inputs 1 to 32
Relays 1 to 12 and
Optos 1 to 12
Any of 12 O/P Contacts or Any of 12 Opto
Inputs or Internal Digital Signals
The digital channels may be mapped to any of the opto isolated inputs or output contacts,
in addition to several internal relay digital signals, such as protection starts and LEDs.
Inputs 1 to 32 Trigger
No Trigger except
Dedicated Trip
Relay O/Ps which
are set to Trigger
L/H
No Trigger, Trigger L/H, Trigger H/L
Any of the digital channels may be selected to trigger the disturbance recorder on either a
low-to-high (L/H) or a high-to-low (H/L) transition.
Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-13

MR
The pre and post fault recording times are set by a combination of the Duration and Trigger
Position cells. Duration sets the overall recording time and the Trigger Position sets the
trigger point as a percentage of the duration. For example, the default settings show that the
overall recording time is set to 1.5 s with the trigger point being at 33.3% of this, giving 0.5 s
pre-fault and 1 s post-fault recording times.
If a further trigger occurs while a recording is taking place, the recorder ignores the trigger if
the Trigger Mode is set to Single. However, if this is set to Extended, the post-trigger timer
is reset to zero, extending the recording time.
As can be seen from the menu, each of the analog channels is selectable from the available
analog inputs to the relay. The digital channels may be mapped to any of the opto isolated
inputs or output contacts, in addition to several internal relay digital signals, such as
protection starts and LEDs. The complete list of these signals may be found by viewing the
available settings in the relay menu or using a setting file in MiCOM S1 Studio. Any of the
digital channels may be selected to trigger the disturbance recorder on either a low-to-high
or a high-to-low transition, using the Input Trigger cell. The default trigger settings are that
any dedicated trip output contacts, such as relay 3, trigger the recorder.
It is not possible to view the disturbance records locally using the LCD; they must be
extracted using suitable software such as MiCOM S1 Studio. This process is fully explained
in the SCADA Communications chapter, P64x/EN SC.
1.4 Measurements
The relay produces a variety of both directly measured and calculated power system
quantities. These measurement values are updated each second and can be viewed in the
Measurements columns (up to three) of the relay or using the MiCOM S1 Studio
Measurement viewer. The P64x relay can measure and display the following quantities as
summarized.
Phase Voltages and Currents
Phase to Phase Voltage and Currents
Sequence Voltages and Currents
Power and Energy Quantities
Rms. Voltages and Currents
Peak, Fixed and Rolling Demand Values
There are also measured values from the protection functions, which are also displayed
under the measurement columns of the menu; these are described in the section on the
relevant protection function.
1.4.1 Measured voltages and currents
The relay produces both phase-to-ground and phase-to-phase voltage and current values.
They are produced directly from the DFT (Discrete Fourier Transform) used by the relay
protection functions and present both magnitude and phase angle measurement.
1.4.2 Sequence voltages and currents
Sequence quantities are produced by the relay from the measured Fourier values; these are
displayed as magnitude and phase angle values.
P64x/EN MR/A42 Measurements and Recording

(MR) 8-14

MiCOM P642, P643, P645

MR
1.4.3 Power and energy quantities
Using the measured voltages and currents the relay calculates the apparent, real and
reactive power quantities. These are produced phase by phase. Three-phase values are
based on the sum of the three individual phase values. The signing of the real and reactive
power measurements can be controlled using the measurement mode setting. The four
options are defined in the following table.
Measurement mode Parameter Signing
0
(Default)
Export Power
Import Power
Lagging Vars
Leading VArs
+

+

1
Export Power
Import Power
Lagging Vars
Leading VArs

+
+

2
Export Power
Import Power
Lagging Vars
Leading VArs
+


+
3
Export Power
Import Power
Lagging Vars
Leading VArs

+

+
In addition to the measured power quantities, the relay calculates the power factor
phase-by-phase, in addition to a three-phase power factor.
These power values are also used to increment the total real and reactive energy
measurements. Separate energy measurements are maintained for the total exported and
imported energy. The energy measurements are incremented up to maximum values of
1000 GWhr or 1000 GVARhr, at which point they reset to zero. It is also possible to reset
these values using the menu or remote interfaces using the Reset Demand cell.
1.4.4 Rms. voltages and currents
Rms. phase voltage and current values are calculated by the relay using the sum of the
samples squared over a cycle of sampled data.
1.4.5 Demand values
The relay produces fixed, rolling and peak demand values. Using the reset demand menu
cell it is possible to reset these quantities from the user interface or the remote
communications.
Fixed demand values
The fixed demand value is the average value of a quantity over the specified interval; values
are produced for each phase current and for three-phase real and reactive power. The fixed
demand values displayed by the relay are those for the previous interval. The values are
updated at the end of the fixed demand period.
Rolling demand values
The rolling demand values are similar to the fixed demand values, the difference being that a
sliding window is used. The rolling demand window consists of several smaller sub-periods.
Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-15

MR
The resolution of the sliding window is the sub-period length, with the displayed values
updated at the end of each of the sub-periods.
Peak demand values
Peak demand values are produced for each phase current and the real and reactive power
quantities. These display the maximum value of the measured quantity since the last reset
of the demand values.
1.4.6 Settings
The following settings under the heading MEASURET SETUP can be used to configure the
relay measurement function.
Menu text Default settings Available settings
MEASURET SETUP
Default Display Description
Description/Plant Reference/
Frequency/Access Level/3Ph + N
Current/3Ph Voltage/Power/Date
and Time
This setting can be used to select the default display from a range of options. It is also
possible to view the other default displays while at the default level using the and
keys. However, once the 15 minute timeout elapses the default display reverts to that
selected by this setting.
Local Values Primary Primary/Secondary
This setting controls whether measured values from the front panel user interface and the
front courier port are displayed as primary or secondary quantities.
Remote Values Primary Primary/Secondary
This setting controls whether measured values from the rear communication port are
displayed as primary or secondary quantities.
Measurement Ref. VX (P642) VA (P643,5) VA/VB/VC/A/B/C
Using this setting the phase reference for all angular measurements by the relay can be
selected.
Measurement Mode 0 0 to 3 step 1
This setting is used to control the signing of the real and reactive power quantities. The
signing convention used is defined in section 1.4.3 Power and energy quantities.
Fix Dem Period 30 minutes 1 to 99 minutes step 1 minute
This setting defines the length of the fixed demand window.
Roll Sub Period 30 minutes 1 to 99 minutes step 1 minute
The rolling demand uses a sliding/rolling window. The rolling demand window consists of
several smaller sub periods (Num Sub Periods). The resolution of the rolling window is the
sub period length (Roll Sub Period) with the displayed values updated at the end of each
sub period.
Num Sub Periods 1 1 to 15 step 1
This setting is used to set the number of rolling demand sub periods.
Remote 2 Values Primary Primary/Secondary
This setting controls whether measured values from the second rear communication port
are displayed as primary or secondary quantities.
P64x/EN MR/A42 Measurements and Recording

(MR) 8-16

MiCOM P642, P643, P645

MR
1.4.7 Measurement display quantities
The relay has three Measurement columns for viewing of measurement quantities. These
can also be viewed with MiCOM S1 Studio and are shown in the following tables.
1.4.7.1 Measurements 1
Setting range
Menu text Default setting
Min. Max.
Step size
MEASUREMENTS 1
IA-1 Magnitude Data. P642, 3, 5
IA-1 Phase Angle Data. P642, 3, 5
IB-1 Magnitude Data. P642, 3, 5
IB-1 Phase Angle Data. P642, 3, 5
IC-1 Magnitude Data. P642, 3, 5
IC-1 Phase Angle Data. P642, 3, 5
Same as above for CT
set 2
Same as above for CT set 2. P642, 3, 5
Same as above for CT
set 3
Same as above for CT set 3. P643, 5
Same as above for CT
set 4 and 5
Same as above for CT sets 4 and 5. P645
IA-HV Magnitude Data
IA-HV Phase Angle Data
IB-HV Magnitude Data
IB-HV Phase Angle Data
IC-HV Magnitude Data
IC-HV Phase Angle Data
Same as above for LV Data
Same as above for TV Data. P643, 5
I0-1, I1-1, I2-1 Mag Data. Zero, pos, neg sequence current. CT input 1
IN-HV Measured Mag Data
IN-HV Measured Angle Data
IN-HV / IN-1 Deriv Mag Data. IN = IA+IB+IC
IN-HV / IN-1 Deriv Ang Data
I0-2, I1-2, I2-2 Mag Data. Zero, pos, neg sequence current. CT input 2
IN-LV Measured Mag Data
IN-LV Measured Angle Data
IN-LV / IN-2 Deriv Mag Data
IN-LV / IN-2 Deriv Ang Data
I0-3, I1-3, I2-3 Mag Data. Zero, pos, neg sequence current. CT input 3. P643,5
IN-TV Measured Mag Data. P643, 5
IN-TV Measured Angle Data. P643, 5
IN-TV / IN-3 Deriv Mag Data. IN = IA+IB+IC. P643, 5
Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-17

MR
Setting range
Menu text Default setting
Min. Max.
Step size
IN-TV / IN-3 Deriv Ang Data. P643,5
I0-4, I1-4, I2-4 Mag Data. Zero, pos, neg sequence current. CT input 4. P645
I0-5, I1-5, I2-5 Mag Data. Zero, pos, neg sequence current. CT input 5. P645
IA-HV RMS Data
IB-HV RMS Data
IC-HV RMS Data
Same as above for LV Data
Same as above for TV Data. P643, 5
VAN magnitude Data. P643, 5
VAN phase angle Data. P643, 5
VBN magnitude Data. P643, 5
VBN phase angle Data. P643, 5
VCN magnitude Data. P643, 5
VCN phase angle Data. P643, 5
Vx magnitude Data
Vx phase angle Data
V0, V1, V2 magnitude Data. Zer, pos, neg sequence voltage. P643, 5
VN derived mag Data. P643, 5
VN derived ang Data. P643, 5
VAB magnitude Data. P643, 5
VAB phase angle Data. P643, 5
VBC magnitude Data. P643, 5
VBC phase angle Data. P643, 5
VCA magnitude Data. P643, 5
VCA phase angle Data. P643, 5
VAN RMS Data. P643, 5
VBN RMS Data. P643, 5
VCN RMS Data. P643, 5
Frequency Data
VN2 Measured Ang Data. P645
1.4.7.2 Measurements 2
Setting range
Menu text Default setting
Min. Max.
Step size
MEASUREMENTS 2
A Phase Watts Data. P643, 5
B Phase Watts Data. P643, 5
C Phase Watts Data. P643, 5
A Phase VARs Data. P643, 5
P64x/EN MR/A42 Measurements and Recording

(MR) 8-18

MiCOM P642, P643, P645

MR
Setting range
Menu text Default setting
Min. Max.
Step size
B Phase VARs Data. P643, 5
C Phase VARs Data. P643, 5
A Phase VA Data. P643, 5
A Phase Watts Data. P643, 5
B Phase Watts Data. P643, 5
C Phase Watts Data. P643, 5
A Phase VArs Data. P643, 5
B Phase VArs Data. P643, 5
C Phase VArs Data. P643, 5
A Phase VA Data. P643, 5
B Phase VA Data. P643, 5
C Phase VA Data. P643, 5
3 Phase Watts Data. P643, 5
3 Phase VArs Data. P643, 5
3 Phase VA Data. P643, 5
3Ph Power Factor Data. P643, 5
APh Power Factor Data. P643, 5
BPh Power Factor Data. P643, 5
CPh Power Factor Data. P643, 5
3Ph WHours Fwd Data. P643, 5
3Ph WHours Rev Data. P643, 5
3Ph VArHours Fwd Data. P643, 5
3Ph VArHours Rev Data. P643, 5
3Ph W Fix Demand Data. P643, 5
3Ph VArs Fix
Demand
Data. P643, 5
3Ph W Roll Demand Data. P643, 5
3Ph VArs Roll
Demand
Data. P643, 5
3Ph W Peak Demand Data. P643, 5
3Ph VArs Peak
Demand
Data. P643, 5
Reset Demand No. P643, 5 No, Yes
Reset demand measurements command. Can be used to reset the fixed, rolling and peak
demand value measurements to 0.
Measurements and Recording P64x/EN MR/A42

MiCOM P642, P643, P645

(MR) 8-19

MR
1.4.7.3 Measurements 3
Setting range
Menu text Default setting
Min. Max.
Step size
MEASUREMENTS 3
IA Diff / IA Z1 Diff Data
IB Diff / IB Z1 Diff Data
IC Diff / IC Z1 Diff Data
Same as above for
Bias
Data
Same as above for
Diff 2H
Data
IA Diff 5H / IA Z2 Diff Data
IB Diff 5H / IB Z2 Diff Data
IC Diff 5H / IC Z2 Diff Data
IREF HV LoZ Diff
IA Z2 Bias
Data
IREF HV LoZ Bias
IB Z2 Bias
Data
IREF LV LoZ Diff
IC Z2 Bias
Data
IREF LV LoZ Bias
IA Z2 Diff 2H
Data
IREF TV LoZ Diff
IB Z2 Diff 2H
Data. P643, 5
IREF TV LoZ Bias
IC Z2 Diff 2H
Data. P643, 5
IA CZ Diff
IB CZ Diff
IC CZ Diff
Same as above for
Bias

Same as above for
2ndH Diff

Thermal overload
Hot Spot T Data
Top Oil T Data
Reset Thermal No No, Yes
Ambient T Data
TOL Pretrip left Data
LOL status Data
Reset LOL No No, Yes
Rate of LOL Data
LOL Aging Factor Data
Lres at designed Data
P64x/EN MR/A42 Measurements and Recording

(MR) 8-20

MiCOM P642, P643, P645

MR
Setting range
Menu text Default setting
Min. Max.
Step size
FAA, m Data
Lres at FAA, m Data
Volts/Hz
Volts/Hz W1 Data
V/Hz W1 tPretrip Data
V/Hz W1 Thermal Data
Reset V/Hz W1 No No, Yes
Volts/Hz W2 Data
V/Hz W2 tPretrip Data
V/Hz W2 Thermal Data
Reset V/Hz W2 Data
RTD 1 to 10 label Data
RTD Open Cct Data
RTD Short Cct Data
RTD Data Error Data
Reset RTD Flags Data
Reset LOL No No, Yes
CLIO Input 1 to 4 Data


Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645


FD
FIRMWARE DESIGN









Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)
P64x/EN FD/A42 Firmware Design



MiCOM P642, P643, P645

FD


Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-1

FD
CONTENTS
(FD) 9-
1. RELAY SYSTEM OVERVIEW 3
1.1 Hardware overview 3
1.1.1 Processor board 4
1.1.2 Input module 4
1.1.3 Power supply module 4
1.1.4 RTD board 4
1.1.5 IRIG-B modulated or demodulated board (optional) 4
1.1.6 Second rear comms. board 4
1.1.7 Standard Ethernet board 4
1.2 Software overview 4
1.2.1 Real-time operating system 4
1.2.2 System services software 5
1.2.3 Platform software 5
1.2.4 Protection & control software 5
1.2.5 Disturbance recorder 5
2. HARDWARE MODULES 6
2.1 Processor board 6
2.2 Input module 6
2.2.1 Transformer board 6
2.2.2 Input board 7
2.2.3 Universal opto isolated logic inputs 8
2.3 Power supply module (including output relays) 8
2.3.1 Power supply board (including EIA(RS)485 communication interface) 9
2.3.2 Output relay board 9
2.3.3 High break relay board 9
2.3.3.1 High break contact applications 10
2.3.4 Input/output (4 + 4) relay board 11
2.4 RTD board 11
2.5 IRIG-B board modulated or demodulated board (optional) 11
2.6 Second rear communications board 11
2.7 Standard Ethernet board (optional) 12
2.8 Current loop input output board (CLIO) 13
2.9 Mechanical layout 16
3. RELAY SOFTWARE 17
3.1 Real-time operating system 17
3.2 System services software 17
3.3 Platform software 18
P64x/EN FD/A42 Firmware Design

(FD) 9-2

MiCOM P642, P643, P645

FD
3.3.1 Record logging 18
3.3.2 Settings database 18
3.3.3 Database interface 18
3.4 Protection and control software 18
3.4.1 Overview - protection and control scheduling 19
3.4.2 Signal processing 19
3.4.3 Frequency response 19
3.4.4 Programmable scheme logic 20
3.4.5 Function key interface (P643 and 645 only) 21
3.4.5.1 PSL data 21
3.4.6 Event, fault & maintenance recording 21
3.4.7 Disturbance recorder 22
4. SELF TESTING & DIAGNOSTICS 23
4.1 Start-up self-testing 23
4.1.1 System boot 23
4.1.2 Initialization software 23
4.1.3 Platform software initialization & monitoring 24
4.2 Continuous self-testing 24

FIGURES
Figure 1 Relay modules and information flow 3
Figure 2 Main input board 7
Figure 3 Main input board 7
Figure 4 Second rear comms. port 12
Figure 5 Ethernet board (optional) 13
Figure 6 Current loop input output board 15
Figure 7 Relay software structure 17
Figure 8 Frequency response 20
Figure 9 Start-up self-testing logic 25
Figure 10 Continuous self-testing logic 26

Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-3

1. RELAY SYSTEM OVERVIEW
1.1 Hardware overview
The relay hardware is made up of several modules from a standard range. Some modules
are essential while others are optional depending on the users requirements.
All modules are connected by a parallel data and address bus which allows the processor
board to send and receive information to and from the other modules as required.
There is also a separate serial data bus for transferring sample data from the input module to
the processor. See Figure 1.
Main processor board
Relay board
Power supply board Transformer board
Input
board
Parallel data bus
Battery
backed-up
SRAM
SRAM
Flash
EPROM
CPU
Front LCD panel RS232 Front comms port
Parallel test port
LEDs
Current & voltage inputs up to 9 (for feeder)
D
i
g
i
t
a
l

i
n
p
u
t
s

(
x
8
)
Power
supply
Rear RS485
communication port
O
u
t
p
u
t

r
e
l
a
y

c
o
n
t
a
c
t
s

(
x
7
)
ADC
Present
values
of all
settings
Executable software
code & data, setting
database data
Default settings &
parameters, language text,
software code
IRIG-B board
optional
IRIG-B signal
Fibre optic
rear comms
port optional
Alarm, event, fault,
disturbance &
maintenance
records
O
u
t
p
u
t

r
e
l
a
y
s
O
p
t
o
-
i
s
o
l
a
t
e
d
i
n
p
u
t
s
Analogue input signals
Power supply (3 voltages),
rear comms data
Digital input values
Power supply, rear comms
data, output relay status
Timing data
Watchdog
contacts
Field
voltage
Serial data bus
(sample data)
P0126ENb
Non volatile
memory

FD
Figure 1 Relay modules
P64x/EN FD/A42 Firmware Design

(FD) 9-4

MiCOM P642, P643, P645

FD
1.1.1 Processor board
The processor board performs all calculations for the relay and controls the operation of all
other modules in the relay. The processor board also contains and controls the user
interfaces (LCD, LEDs, keypad and communication interfaces).
1.1.2 Input module
The input module converts the data in the analog and digital input signals into a format
suitable for processing by the processor board. The standard input module consists of two
boards: a transformer board to provide electrical isolation and a main input board which
provides analog to digital conversion and the isolated digital inputs.
1.1.3 Power supply module
The power supply module provides power to all of the other modules in the relay, at three
different voltage levels. It also provides the EIA(RS)485 electrical connection for the rear
communication port. The second board of the power supply module contains the relays that
provide the output contacts.
1.1.4 RTD board
This optional board can be used to process the signals from up to 10 resistance temperature
detectors (RTDs) to measure the winding and ambient temperatures.
1.1.5 IRIG-B modulated or demodulated board (optional)
This board, which is optional, can be used where an IRIG-B signal is available to provide an
accurate time reference for the relay. There is also an option on this board to specify a fiber
optic or Ethernet rear communication port.
1.1.6 Second rear comms. board
The optional second rear port is designed typically for dial-up modem access by protection
engineers and operators, when the main port is reserved for SCADA traffic. Communication
is through one of three physical links: K-BUS, EIA(RS)485 or EIA(RS)232. The port
supports full local or remote protection and control access by MiCOM S1 Studio software.
The second rear port is also available with an on board IRIG-B input.
1.1.7 Standard Ethernet board
This optional board is required for IEC 61850 or DNP3 over Ethernet comms. It provides
network connectivity through either copper or fiber media at rates of 10 Mb/s (copper only) or
100 Mb/s. There is also an option on this board to specify IRIG-B port (modulated or
demodulated). This board, the IRIG-B board described in section 1.1.5 and second rear
comms. board described in section 1.1.6 are mutually exclusive as they all use slot A in the
relay case.
1.2 Software overview
The software for the relay can be split into four elements: the real-time operating system, the
system services software, the platform software, and the protection and control software.
These four elements are not distinguishable to the user, and are all processed by the same
processor board.
1.2.1 Real-time operating system
The real-time operating system provides a framework for the different parts of the relays
software to operate in. The software is split into tasks. The real-time operating system
schedules the processing of these tasks so they are carried out at the correct time and in the
correct priority. The operating system also exchanges information between tasks in the form
of messages.
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-5

FD
1.2.2 System services software
The system services software provides the low-level control of the relay hardware. For
example, the system services software controls the boot of the relays software from the
non-volatile flash memory at power-on, and provides driver software for the user interface
through the LCD and keypad, and through the serial communication ports. The system
services software provides an interface layer between the control of the relays hardware and
the rest of the relay software.
1.2.3 Platform software
The platform software deals with the management of the relay settings, the user interfaces
and logging of event, alarm, fault and maintenance records. All of the relay settings are
stored in a database in the relay. This database is directly compatibility with Courier
communications. For all other interfaces (such as the front panel keypad and LCD interface,
MODBUS, IEC60870-5-103 and DNP3.0) the platform software converts the information
from the database into the format required. The platform software notifies the protection &
control software of all settings changes and logs data as specified by the protection & control
software.
1.2.4 Protection & control software
The protection and control software performs the calculations for all of the protection
algorithms of the relay. This includes digital signal processing such as Fourier filtering and
ancillary tasks such as the disturbance recorder. The protection & control software
interfaces with the platform software for settings changes and logging of records, and with
the system services software for acquisition of sample data and access to output relays and
digital opto-isolated inputs.
1.2.5 Disturbance recorder
The analog values and logic signals are routed from the protection and control software to
the disturbance recorder software. The platform software interfaces with the disturbance
recorder to allow the stored records to be extracted.
P64x/EN FD/A42 Firmware Design

(FD) 9-6

MiCOM P642, P643, P645

FD
2. HARDWARE MODULES
The relay is based on a modular hardware design where each module performs a separate
function. This section describes the functional operation of the various hardware modules.
2.1 Processor board
The relay is based around a TMS320VC33-150MHz (peak speed), floating point, 32-bit
digital signal processor (DSP) operating at a clock frequency of half this speed. This
processor performs all of the calculations for the relay, including the protection functions,
control of the data communication and user interfaces including the operation of the LCD,
keypad and LEDs.
There are two models of processor board, one with function keys for the P643 and P645,
and one without function keys for the P642. The processor board is directly behind the
relays front panel. This allows the LCD and LEDs and front panel communication ports to be
mounted on the processor board. These ports are:
The 9-pin D-connector for EIA(RS)232 serial communications used for MiCOM S1
Studio and Courier communications.
The 25-pin D-connector relay test port for parallel communication.
All serial communication is handled using a field programmable gate array (FPGA).
The main processor board has:
2 MB SRAM for the working area. This is fast access (zero wait state) volatile memory
used to temporarily store and execute the processor software.
2 MB flash ROM to store the software code, text, configuration data, default settings, and
present settings.
4 MB battery-backed SRAM to store disturbance, event, fault and maintenance records.
Internal communication buses
The relay has two internal buses for the communication of data between different modules.
The main bus is a parallel link that is part of a 64-way ribbon cable. The ribbon cable carries
the data and address bus signals in addition to control signals and all power supply lines.
Operation of the bus is driven by the main processor board that operates as a master while
all other modules in the relay are slaves.
The second bus is a serial link that is used exclusively for communicating the digital sample
values from the input module to the main processor board. The DSP has a built-in serial port
that is used to read the sample data from the serial bus. The serial bus is also carried on the
64-way ribbon cable.
2.2 Input module
The input module provides the interface between the relay processor board(s) and the
analog and digital signals coming into the relay. The input module consists of the main input
board and the transformer board.
2.2.1 Transformer board
The transformer board holds up to two voltage transformers (VTs) and up to nine current
transformers (CTs). The auxiliary transformer board adds up to four more CTs. The current
inputs accept either 1 A or 5 A nominal current (menu and wiring options) and the voltage
inputs can be specified for either 110 V nominal voltage (order option). The transformers are
used both to step down the currents and voltages to levels appropriate to the relays
electronic circuitry and to provide effective isolation between the relay and the power system.
The connection arrangements of both the current and voltage transformer secondaries
provide differential input signals to the main input board to reduce noise.
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-7

P642 1 VT, 8 CTs
P643 2 VTs, 3 CTs or 2 VTs, 9 CTs
P645 2 VTs, 9 CTs
CT VT
VT optos
CT optos
P4221Ena

Figure 2 Transformer board
2.2.2 Input board
The main input board is shown as a block diagram in Figure 3. It provides the circuitry for
the digital input signals and the analog-to-digital (A-D) conversion for the analog signals. It
takes the differential analog signals from the CTs and VTs on the transformer board(s),
converts these to digital samples and transmits the samples to the main processor board
through the serial data bus. On the input board, the analog signals pass through an anti-
alias filter then are multiplexed into a single A-D converter. The A-D converter provides 16-
bit resolution and a serial data stream output. The digital input signals are opto isolated on
this board to prevent excessive voltages on these inputs causing damage to the relay's
internal circuitry.
VT
VT
CT
Buffer
16-bit
ADC
Optical
isolator
Optical
isolator
Noise
filter
Noise
filter
Buffer
Serial
interface
Sample
control
1
6
:
1
M
u
l
t
i
p
l
e
x
e
r
Anti-alias filters
T
r
a
n
s
f
o
r
m
e
r

b
o
a
r
d
I
n
p
u
t
b
o
a
r
d
8
4 4 4
3
/
4

v
o
l
t
a
g
e

i
n
p
u
t
s
8 digital inputs
P
a
r
a
l
l
e
l

b
u
s
Serial sample
data bus
Trigger from processor
board
Calibration
E PROM
Parallel bus
Diffn
to
single
Diffn
to
single
Diffn
to
single
Low
pass
filter
Low
pass
filter
Low
pass
filter
8
2
P0127ENc

FD
Figure 3 Main input board
P64x/EN FD/A42 Firmware Design

(FD) 9-8

MiCOM P642, P643, P645

FD
The signal multiplexing allows 16 analog channels to be sampled with up to nine current
inputs and two voltage inputs. The three spare channels are used to sample three different
reference voltages for continually checking the multiplexer operation and the A-D converter
accuracy. The sample rate is kept at 24 samples per cycle of the power waveform by a logic
control circuit driven by the frequency tracking function on the main processor board. The
calibration non-volatile memory holds the calibration coefficients that are used by the
processor board to correct for any amplitude or phase error introduced by the transformers
and analog circuitry.
The other function of the input board is to read the signals on the digital inputs and send
them through the parallel data bus to the processor board. The input board holds 8 optical
isolators for connecting up to eight digital input signals. Opto-isolators are used with digital
signals for the same reason as transformers are used with analog signals: to isolate the
relays electronics from the power system environment. A 48 V field voltage supply at the
back of the relay is used to drive the digital opto-inputs. The input board has hardware filters
to remove noise from the digital signals. The digital signals are then buffered so they can be
read on the parallel data bus. Depending on the relay model, more than eight digital input
signals can be accepted by the relay. This is done using an additional opto-board that
contains the same provision for eight isolated digital inputs as the main input board, but does
not contain any of the circuits for analog signals which are provided on the main input board.
2.2.3 Universal opto isolated logic inputs
The P64x series relays have universal opto-isolated logic inputs that can be programmed for
the nominal battery voltage of the circuit of which they are a part. This allows different
voltages for different circuits such as signaling and tripping. They can also be programmed
as Standard 60% - 80% or 50% - 70% to satisfy different operating constraints.
Threshold levels are as follows:
Standard 60% - 80% 50% - 70%
Nominal
battery voltage
(Vdc)
No operation
(Logic 0) Vdc
Operation
(Logic 1) Vdc
No operation
(Logic 0) Vdc
Operation
(Logic 1) Vdc
24/27 <16.2 >19.2 <12.0 >16.8
30/34 <20.4 >24.0 <15.0 >21.0
48/54 <32.4 >38.4 <24.0 >33.6
110/125 <75.0 >88.0 <55.0 >77.0
220/250 <150.0 >176.0 <110 >154
This lower value eliminates fleeting pick-ups that may occur during a battery earth fault,
when stray capacitance may present up to 50% of battery voltage across an input.
Each input also has selectable filtering. This allows a pre-set cycle filter to be used to
prevent induced noise on the wiring. However, although the cycle filter is secure it can be
slow, particularly for intertripping. If the cycle filter is switched off to improve speed,
double pole switching or screened twisted cable may be needed on the input to reduce ac
noise.
2.3 Power supply module (including output relays)
The power supply module contains two boards, one for the power supply unit and the other
for the output relays. The power supply board also contains the input and output hardware
for the rear communication port which provides an EIA(RS)485 communication interface.
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-9

FD
2.3.1 Power supply board (including EIA(RS)485 communication interface)
One of three different configurations of the power supply board can be fitted to the relay.
This will be specified at the time of order and depends on the nature of the supply voltage
that will be connected to the relay. The three options are shown in Table 1.
Nominal dc range Nominal ac range
24 to 48 V DC only
48 to 110 V 40 to 100 Vrms
110 to 250 V 100 to 240 Vrms
Table 1: Power supply options
The output from all versions of the power supply module are used to provide isolated power
supply rails to all of the other modules in the relay. Three voltage levels are used in the
relay: 5.1 V for all of the digital circuits, 16 V for the analog electronics such as on the input
board, and 22 V for driving the output relay coils and the RTD board if fitted. All power
supply voltages including the 0 V earth line are distributed around the relay through the
64-way ribbon cable. The power supply board also provides the 48 V field voltage. This is
brought out to terminals on the back of the relay so that it can be used to drive the
optically-isolated digital inputs.
The two other functions provided by the power supply board are the EIA(RS)485
communications interface and the watchdog contacts for the relay. The EIA(RS)485
interface is used with the relays rear communication port to provide communication using
one of either Courier, MODBUS, IEC60870-5-103, or DNP3.0 protocols. The EIA(RS)485
hardware supports half-duplex communication and provides optical isolation of the serial
data that is transmitted and received. All internal communication of data from the power
supply board is through the output relay board connected to the parallel bus.
The watchdog facility has two output relay contacts, one normally open and one normally
closed. These are driven by the main processor board and indicate that the relay is in a
healthy state.
The power supply board incorporates inrush current limiting. This limits the peak inrush
current, during energization, to approximately 10 A.
2.3.2 Output relay board
The output relay board has eight relays, six normally open contacts and two changeover
contacts.
The relays are driven from the 22 V power supply line. The relays state is written to or read
from using the parallel data bus. Depending on the relay model, more output contacts can
be provided by using up to three extra relay boards. Each additional relay board provides a
further four or eight output relays.
2.3.3 High break relay board
The high break output relay board has four normally open output contacts. It is optional in
the P642, 3 and 5. The P642 can have a maximum of one board and the P643 and P645
can have up to two boards.
This board uses a hybrid of MOSFET solid state devices (SSD) in parallel with high capacity
relay output contacts. The MOSFET has a varistor across it to provide protection which is
required when switching off inductive loads because the stored energy in the inductor
causes a reverse high voltage which could damage the MOSFET.
P64x/EN FD/A42 Firmware Design

(FD) 9-10

MiCOM P642, P643, P645

When there is a control input command to operate an output contact, the miniature relay is
operated at the same time as the SSD. The miniature relay contact closes in nominally
3.5 ms and is used to carry the continuous load current; the SSD operates in <0.2 ms and is
switched off after 7.5 ms. When the control input resets to open the contacts, the SSD is
again turned on for 7.5 ms. The miniature relay resets in nominally 3.5 ms before the SSD
so the SSD is used to break the load. The SSD absorbs the energy when breaking inductive
loads and so limits the resulting voltage surge. This contact arrangement is for switching dc
circuits only. As the SSD comes on very fast (<0.2 ms) these high break output contacts
have the added advantage of being very fast operating.

3.5ms + contact bounce
load current
relay contact
databus
control input
MOSFET reset
MOSFET operate
on
7ms
on
3.5ms
closed
on
7ms
off

Figure 4 High break contact operation
FD
2.3.3.1 High break contact applications
1. Efficient scheme engineering
In traditional hardwired scheme designs, high break capability could only be achieved
using external electromechanical trip relays. External MVAJ tripping relays can be used
or the new high break contacts inside MiCOM relays can be used, reducing panel space.
2. Accessibility of CB auxiliary contacts
Common practice is to use circuit breaker 52a (CB Closed) auxiliary contacts to break
the trip coil current on breaker opening, easing the duty on the protection contacts.
In cases such as operation of disconnectors, or retrofitting, 52a contacts may be
unavailable or unreliable. High break contacts can be used to break the trip coil current
in these applications.
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-11

FD
3. Breaker fail
The technique to use 52a contacts in trip circuits was described above. However, in the
event of failure of the local circuit breaker (stuck breaker), or defective auxiliary contacts
(stuck contacts), the 52a contact action is incorrect. The interrupting duty at the local
breaker then falls on the relay output contacts which may not be rated to perform this
duty. MiCOM high break contacts will avoid the risk of burnt relay contacts.
4. Initiation of teleprotection
The MiCOM high break contacts also offer fast making, which can provide faster
tripping. Also fast keying of teleprotection is a benefit. Fast keying bypasses the usual
contact operation time so that permissive, blocking and intertrip commands can be
routed faster.
2.3.4 Input/output (4 + 4) relay board
The input/output relay board has four isolated digital inputs and four output relays. Two of
the relays have normally open contacts and two have changeover contacts. The output
relays are driven from the 22 V power supply line. The relays state is written to or read from
using the parallel data bus.
This board is an option on the P642, giving 12 opto inputs and 12 output relay contacts.
2.4 RTD board
The RTD (Resistance Temperature Detector) board is an order option. It is used to monitor
the temperature readings from up to ten PT100 RTDs that are each connected using a
3-wire connection. The board is powered from the 22 V power rail that is used to drive the
output relays. The RTD board includes two redundant channels that are connected to high
stability resistors to provide reference readings. These are used to check the operation of
the RTD board. The temperature data is read by the processor through the parallel data
bus, and is used to provide thermal protection of the transformer windings.
2.5 IRIG-B board modulated or demodulated board (optional)
The IRIG-B board is an order option that can be fitted to provide an accurate timing
reference for the relay. This can be used wherever an IRIG-B signal is available. The
IRIG-B signal is connected to the board with a BNC connector on the back of the relay. The
timing information is used to synchronize the relays internal real-time clock to an accuracy of
1 ms. The internal clock is then used for the time tagging of the event, fault maintenance
and disturbance records. The IRIG-B board can also be specified with a fiber optic or
Ethernet rear communication port.
2.6 Second rear communications board
For relays with Courier, MODBUS, IEC60870-5-103 or DNP3.0 protocol on the first rear
communications port there is the hardware option of a second rear communications port,
which runs the Courier language. This can be used over one of three physical links: twisted
pair K-BUS (non-polarity sensitive), twisted pair EIA(RS)485 (connection polarity sensitive)
or EIA(RS)232.
The second rear comms. board, Ethernet and IRIG-B boards are mutually exclusive since
they use the same hardware slot. For this reason two versions of second rear comms. and
Ethernet boards are available; one with an IRIG-B input and one without. The second rear
comms. board is shown in Figure 5.
P64x/EN FD/A42 Firmware Design

(FD) 9-12

MiCOM P642, P643, P645

P2083ENa
Language:
Courier always
Physical links:
EIA 232
or
EIA 485 (polarity sensitive)
or
K-Bus (non polarity sensitive)
SK5
SK4
Physical links are s/w selectable
Optional IRIG-B
Courier Port
(EIA232/EIA485)
Not used (EIA232)

Figure 5 Second rear comms. port
2.7 Standard Ethernet board (optional)
The optional Ethernet board (ZN0049) is required for IEC 61850 or DNP3 over Ethernet
comms. It has 3 variants which support IEC 61850:
100 Mbits/s Fiber Optic + 10/100 Mbits/s Copper
100 Mbits/s Fiber Optic + 10/100 Mbits/s Copper + modulated IRIG-B
FD 100 Mbits/s Fiber Optic + 10/100 Mbits/s Copper + demodulated IRIG-B
This board is fitted into Slot A of the relay, which is the optional communications slot. Each
Ethernet board has a unique MAC address used for Ethernet communications. The MAC
address is printed on the rear of the board, next to the Ethernet sockets.
The 100 Mbits/s Fiber Optic ports use ST type connectors and are suitable for 1300 nm
multi-mode fiber type.
Copper ports use RJ45 type connectors. When using copper Ethernet, it is important to use
Shielded Twisted Pair (STP) or Foil Twisted Pair (FTP) cables, to shield the IEC 61850
communications against electromagnetic interference. The RJ45 connector at each end of
the cable must be shielded, and the cable shield must be connected to this RJ45 connector
shield, so that the shield is grounded to the relay case. Both the cable and the RJ45
connector at each end of the cable must be Category 5 minimum, as specified by the
IEC 61850 standard. It is recommended that each copper Ethernet cable is limited to a
maximum length of 3 m and confined to one bay or cubicle.
When using IEC 61850 communications through the Ethernet board, the rear EIA(RS)485
and front EIA(RS)232 ports are also available for simultaneous use, both using the Courier
protocol. The Ethernet board is shown in Figure 6.
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-13


FD
Figure 6 Ethernet board (optional)
2.8 Current loop input output board (CLIO)
The current loop input output (CLIO) board is an order option. The CLIO board is powered
from the 22 V power rail that is used to drive the output relays.
Four analog (or current loop) inputs are provided for transducers with ranges of 0 to 1 mA,
0 to 10 mA, 0 to 20 mA or 4 to 20 mA. The input current data is read by the processor
through the parallel data bus, and is used to provide measurements from various
transducers such as vibration monitors, tachometers and pressure transducers.
For each of the four current loop inputs there are two separate input circuits, 0 to 1 mA and
0 to 20 mA. The latter is also used for 0 to 10 mA and 4 to 20 mA transducer inputs. The
anti-alias filters have a nominal cut-off frequency (3 dB point) of 23 Hz to reduce power
system interference from the incoming signals. Four analog current outputs are provided
with ranges of 0 to 1 mA, 0 to 10 mA, 0 to 20 mA or 4 to 20 mA which can alleviate the need
for separate transducers. These may be used to feed standard moving coil ammeters for
analog indication of certain measured quantities or into a SCADA using an existing analog
RTU.
P64x/EN FD/A42 Firmware Design

(FD) 9-14

MiCOM P642, P643, P645

FD
Each of the four current loop outputs provides one 0 to 1 mA output, one 0 to 20 mA output
and one common return. Suitable software scaling of the value written to the board allows
the 0 to 20 mA output to also provide 0 to 10 mA and 4 to 20 mA. Screened leads are
recommended for use on the current loop output circuits.
The refresh interval for the outputs is nominally 50 ms. Any measurements that do not fit
this timing are updated once every second.
All external connections to the current loop I/O board are made using the same 15-way light
duty I/O connector SL3.5/15/90F used on the RTD board. Two such connectors are used,
one for the current loop outputs and one for the current loop inputs.
The I/O connectors accommodate wire sizes in the range 1/0.85 mm (0.57 mm
2
) to
1/1.38 mm (1.5 mm
2
) and their multiple conductor equivalents. The use of screened cable is
recommended. The screen terminations should be connected to the case earth of the relay.
Basic Insulation (300 V) is provided between analog inputs or outputs and earth, and
between analog inputs and outputs. However, there is no insulation between one input and
another or one output and another.
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-15

Connection IO blocks Connection
Outputs

Screen channel 1


Screen channel 2


Screen channel 3


Screen channel 4


0 - 10/0 - 20/4 20 mA channel 1
0 1 mA channel 1
Common return channel 1

0 - 10/0 - 20/4 20 mA channel 2
0 1 mA channel 2
Common return channel 2

0 - 10/0 - 20/4 20 mA channel 3
0 1 mA channel 3
Common return channel 3

0 - 10/0 - 20/4 20 mA channel 4
0 1 mA channel 4
Common return channel 4

Inputs

Screen channel 1


Screen channel 2


Screen channel 3


Screen channel 4


0 - 10/0 - 20/4 20 mA channel 1
0 1 mA channel 1
Common channel 1

0 - 10/0 - 20/4 20 mA channel 2
0 1 mA channel 2
Common channel 2

0 - 10/0 - 20/4 20 mA channel 3
0 1 mA channel 3
Common channel 3

0 - 10/0 - 20/4 20 mA channel 4
0 1 mA channel 4
Common channel 4
FD
Figure 7 Current loop input output board
P64x/EN FD/A42 Firmware Design

(FD) 9-16

MiCOM P642, P643, P645

FD
2.9 Mechanical layout
The relay case is pre-finished steel with a conductive covering of aluminum and zinc. This
provides good earthing at all joints with a low impedance path to earth that is essential for
shielding from external noise. The boards and modules use multi-point grounding (earthing)
to improve immunity to external noise and minimize the effect of circuit noise. Ground
planes are used on boards to reduce impedance paths and spring clips are used to ground
the module metalwork.
Heavy duty terminal blocks are used at the rear of the relay for the current and voltage signal
connections. Medium duty terminal blocks are used for the digital logic input signals, output
relay contacts, power supply and rear communication port. A BNC connector is used for the
optional IRIG-B signal. 9-pin and 25-pin female D-connectors are used at the front of the
relay for data communication.
Inside the relay the boards plug into the connector blocks at the rear, and can be removed
from the front of the relay only. The connector blocks to the relays CT inputs have internal
shorting links inside the relay. These automatically short the current transformer circuits
before they are broken when the board is removed.
The front panel consists of a membrane keypad with tactile dome keys, an LCD and 12
LEDs mounted on an aluminum backing plate.

Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-17

3. RELAY SOFTWARE
The relay software was introduced in the overview of the relay at the start of this chapter.
The software can be considered to be made up of four sections:
The real-time operating system
The system services software
The platform software
The protection & control software
This section describes in detail the latter two of these, the platform software and the
protection & control software, which between them control the functional behavior of the
relay. Figure 8 shows the structure of the relay software.
P0128ENa
Disturbance
recorder task
Fourier signal
processing
Protection
algorithms
Protection & Control
Software
Programable &
fixed scheme logic
Measurements and event, fault
& disturbance records
System services software
Relay hardware
Event, fault,
disturbance,
maintenance record
logging
Front panel
interface - LCD &
keypad
Settings
database
Remote
communications
interface -
IEC60870-5-103
Platform Software
Supervisor task
Protection & control settings
Sample data & digital
logic inputs
Control of interfaces to keypad, LCD,
LEDs, front & rear comms ports.
Self-checking maintenance records
Sampling function -
copies samples into
2 cycle buffer
Remote
communications
interface - Modbus
Local & Remote
communications
interface - Courier
Protection
task
Control of output contacts and
programmable LEDs

FD
Figure 8 Relay software structure
3.1 Real-time operating system
The software is split into tasks; the real-time operating system is used to schedule the
processing of the tasks to ensure that they are processed in the time available and in the
desired order of priority. The operating system is also responsible in part for controlling the
communication between the software tasks through the use of operating system messages.
3.2 System services software
As shown in Figure 8, the system services software provides the interface between the
relays hardware and the higher-level functionality of the platform software and the protection
& control software. For example, the system services software provides drivers for items
such as the LCD display, the keypad and the remote communication ports, and controls the
boot of the processor and downloading of the processor code into SRAM from non-volatile
flash EPROM at power up.
P64x/EN FD/A42 Firmware Design

(FD) 9-18

MiCOM P642, P643, P645

FD
3.3 Platform software
The platform software has three main functions:
To control the logging of all records that are generated by the protection software,
including alarms and event, fault, disturbance and maintenance records.
To store and maintain a database of all of the relays settings in non-volatile memory.
To provide the internal interface between the settings database and each of the relays
user interfaces. These interfaces are the front panel interface and the front and rear
communication ports, using whichever communication protocol has been specified
(Courier, MODBUS, IEC60870-5-103 and DNP3.0).
3.3.1 Record logging
The logging function is provided to store all alarms, events, faults and maintenance records.
The records for all of these incidents are logged in battery backed-up SRAM to provide a
non-volatile log of what has happened. The relay maintains four logs: one each for up to 32
alarms, 512 event records, 5 fault records and 5 maintenance records. The logs are
maintained so that the oldest record is overwritten with the newest record. The logging
function can be initiated from the protection software or the platform software.
The logging function can be initiated from the protection software or the platform software is
responsible for logging of a maintenance record in the event of a relay failure. This includes
errors that have been detected by the platform software itself or error that are detected by
either the system services or the protection software functions. See also the section on
supervision and diagnostics later in this section.
3.3.2 Settings database
The settings database contains all of the settings and data for the relay, including the
protection, disturbance recorder and control & support settings. The settings are maintained
in non-volatile memory. The platform softwares management of the settings database
includes the responsibility of ensuring that only one user interface modifies the settings of
the database at any one time. This feature is employed to avoid confusion between different
parts of the software during a setting change. For changes to protection settings and
disturbance recorder settings, the platform software operates a scratchpad in SRAM
memory. This allows a number of setting changes to be made in any order but applied to the
protection elements, disturbance recorder and saved in the database in non-volatile memory,
at the same time. If a setting change affects the protection & control task, the database
advises it of the new values.
3.3.3 Database interface
The other function of the platform software is to implement the relays internal interface
between the database and each of the relays user interfaces. The database of settings and
measurements must be accessible from all of the relays user interfaces to allow read and
modify operations. The platform software presents the data in the appropriate format for
each user interface.
3.4 Protection and control software
The protection and control software task processes all of the protection elements and
measurement functions of the relay. It has to communicate with both the system services
software and the platform software, and organize its own operations. The protection
software has the highest priority of any of the software tasks in the relay, to provide the
fastest possible protection response. The protection & control software has a supervisor
task that controls the start-up of the task and deals with the exchange of messages between
the task and the platform software.
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-19

FD
3.4.1 Overview - protection and control scheduling
After initialization at start-up, the protection & control task waits until there are enough
samples to process. The sampling function is called by the system services software and
takes each set of new samples from the input module and stores them in a two-cycle buffer.
The protection & control software resumes execution when the number of unprocessed
samples in the buffer reaches a certain number. Samples are taken 24 times every power
cycle. Every 6 samples the protection task is executed (4 times per cycle). The protection
elements are split into groups so that different elements are processed each time, and every
element is processed at least once per cycle. The protection and control software is
suspended again when all of its processing on a set of samples is complete. This allows
operations by other software tasks to take place.
3.4.2 Signal processing
The sampling function filters the digital input signals from the opto-isolators and tracks the
frequency of the analog signals. The digital inputs are checked against their previous value
over a period of half a cycle. Therefore a change in the state of one of the inputs must be
maintained over at least half a cycle before it is registered with the protection & control
software.
The frequency tracking of the analog input signals is achieved by a recursive Fourier
algorithm which is applied to one of the input signals, and works by detecting a change in the
measured signals phase angle. The calculated value of the frequency is used to modify the
sample rate being used by the input module to achieve a constant sample rate of 24
samples per cycle of the power waveform. The value of the frequency is also stored for use
by the protection & control task.
When the protection & control task is re-started by the sampling function, it calculates the
Fourier components for the analog signals. The Fourier components are calculated using a
one-cycle, 24-sample Discrete Fourier Transform (DFT). The DFT is always calculated
using the last cycle of samples from the 2-cycle buffer, which is the most recent data. Used
in this way, the DFT extracts the power frequency fundamental component from the signal
and produces the magnitude and phase angle of the fundamental in rectangular component
format. The DFT provides an accurate measurement of the fundamental frequency
component, and effective filtering of harmonic frequencies and noise. This performance is
achieved with the relay input module which provides hardware anti-alias filtering to attenuate
frequencies above the half sample rate, and frequency tracking to maintain a sample rate of
24 samples per cycle. The Fourier components of the input current and voltage signals are
stored in memory so they can be accessed by all of the protection elements algorithms. The
samples from the input module are also used in an unprocessed form by the disturbance
recorder for waveform recording and to calculate true RMS values of current, voltage and
power for metering purposes.
3.4.3 Frequency response
With the exception of the RMS measurements, all other measurements and protection
functions are based on the Fourier-derived fundamental component. The fundamental
component is extracted by using a 24 sample Discrete Fourier Transform (DFT). This gives
good harmonic rejection for frequencies up to the 23rd harmonic. The 23rd is the first
predominant harmonic that is not attenuated by the Fourier filter and this is known as an
Alias. However, the Alias is attenuated by approximately 85% by an additional, analog,
anti-aliasing filter (low pass filter). The combined affect of the anti-aliasing and Fourier
filters is shown in Figure 9.
P64x/EN FD/A42 Firmware Design

(FD) 9-20

MiCOM P642, P643, P645

0
0.2
0.4
0.6
0.8
1
1.2
0 5 10 15 20 25
Harmonic
M
a
g
n
i
t
u
d
e

(
p
e
r

u
n
i
t
)
Combined response of fourier
and anti-aliasing filters
Anti-aliasing filter response
Power frequency (eg 50/60 Hz)
P1124ENa

Figure 9 Frequency response
For power frequencies that are not equal to the selected rated frequency, the harmonics are
attenuated to zero amplitude. For small deviations of 1Hz, this is not a problem but to allow
for larger deviations, frequency tracking is used.
Frequency tracking automatically adjusts the sampling rate of the analog to digital
conversion to match the applied signal. In the absence of a suitable signal to amplitude
track, the sample rate defaults to the selected rated frequency (Fn). If the a signal is in the
tracking range of 45 to 66 Hz, the relay locks onto the signal and the measured frequency
coincides with the power frequency as shown in Figure 9 The outputs for harmonics up to
the 23rd are zero. The relay frequency tracks off any voltage or current in the order
VA/VB/VC/IA/IB/IC down to 10% Vn for voltage and 5%In for current.
3.4.4 Programmable scheme logic
The programmable scheme logic (PSL) allows the relay user to configure an individual
protection scheme to suit their own particular application. This is done with programmable
logic gates and delay timers.
The input to the PSL is any combination of the status of the digital input signals from the
opto-isolators on the input board, the outputs of the protection elements such as protection
starts and trips, and the outputs of the fixed protection scheme logic. The fixed scheme logic
provides the relays standard protection schemes. The PSL consists of software logic gates
and timers. The logic gates can be programmed to perform a range of different logic
functions and can accept any number of inputs. The timers are used either to create a
programmable delay or to condition the logic outputs, such as to create a pulse of fixed
duration on the output, regardless of the length of the pulse on the input. The outputs of the
PSL are the LEDs on the front panel of the relay and the output contacts at the rear.
The execution of the PSL logic is event driven: the logic is processed whenever any of its
inputs change, for example as a result of a change in one of the digital input signals or a trip
output from a protection element. Also, only the part of the PSL logic that is affected by the
particular input change that has occurred is processed. This reduces the amount of
processing time that is used by the PSL. The protection & control software updates the logic
delay timers and checks for a change in the PSL input signals every time it runs.
This system provides flexibility for the user to create their own scheme logic design.
However, it also means that the PSL can be configured into a very complex system, and
because of this setting of the PSL is implemented through the PC support package MiCOM
S1 Studio.
FD
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-21

FD
3.4.5 Function key interface (P643 and 645 only)
The ten function keys interface directly into the PSL as digital input signals and are
processed based on the PSLs event-driven execution. However, a change of state is only
recognized when a key press is executed, on average for longer than 200 ms. The time to
register a change of state depends on whether the function key press is executed at the start
or the end of a protection task cycle, with the additional hardware and software scan time
included. A function key press can provide a latched (toggled mode) or output on key press
only (normal mode) depending on how it is programmed and can be configured to individual
protection scheme requirements. The latched state signal for each function key is written to
non-volatile memory and read from non-volatile memory during relay power up, allowing the
function key state to be reinstated after power-up if the relay power is lost.
3.4.5.1 PSL data
In the PSL editor in MiCOM S1 Studio, when a PSL file is downloaded to the relay the user
can specify the group to download the file and a 32 character PSL reference description.
This PSL reference is shown in the Grp. 1/2/3/4 PSL Ref. cell in the PSL DATA menu in the
relay. The download date and time and file checksum for each groups PSL file is also
shown in the PSL DATA menu in cells Date/Time and Grp. 1/2/3/4 PSL ID. The PSL data
can be used to show if a PSL has been changed and can be useful in providing information
for version control of PSL files.
The default PSL Reference description is Default PSL followed by the model number, for
example, Default PSL P64x??????0yy0? where x refers to the model such as 1, 2, 3 and yy
refers to the software version such as 05. This is the same for all protection setting groups
(since the default PSL is the same for all groups). Since the LCD display (bottom line) only
has space for 16 characters, the display must be scrolled to see all 32 characters of the PSL
Reference description.
The default date and time is the date and time when the defaults were loaded.
Note: The PSL DATA column information is only supported by Courier and
MODBUS, but not DNP3.0 or IEC60870-5-103.
3.4.6 Event, fault & maintenance recording
A change in any digital input signal or protection element output signal is used to indicate
that an event has taken place. When this happens, the protection & control task sends a
message to the supervisor task to show that an event is available to be processed. The
protection & control task writes the event data to a fast buffer in SRAM that is controlled by
the supervisor task. When the supervisor task receives either an event or fault record
message, it instructs the platform software to create the appropriate log in battery backed-up
SRAM. The supervisors buffer is faster than battery backed-up SRAM, therefore the
protection software is not delayed waiting for the records to be logged by the platform
software. However, if a large number of records to be logged are created in a short time,
some may be lost if the supervisors buffer is full before the platform software is able to
create a new log in battery backed-up SRAM. If this occurs, an event is logged to indicate
this loss of information.
Maintenance records are created in a similar manner with the supervisor task instructing the
platform software to log a record when it receives a maintenance record message.
However, it is possible that a maintenance record may be triggered by a fatal error in the
relay, in which case it may not be possible to successfully store a maintenance record,
depending on the nature of the problem. See section 4.2 Self testing & diagnostics.
P64x/EN FD/A42 Firmware Design

(FD) 9-22

MiCOM P642, P643, P645

FD
Fault records are stored in the sequence of events. They can be viewed locally or remotely
and include the following.
Faulty phase(s)
Protection Tripped
Protection Started
Fault duration
Fault type (internal or external fault)
Operating time
Primary or Secondary RMS values of prefault phase and neutral currents or angle of
each winding
Primary or Secondary RMS values of fault phase and neutral currents or angle of each
winding
Primary or Secondary RMS values of differential and biased current of each phase
3.4.7 Disturbance recorder
The disturbance recording is started from any relay start or trip, or any specific opto-isolator
input or internal information. The recording time is user selectable up to a maximum of 10
seconds. The disturbance recorder operates as a separate task to the protection and control
task. It can record the waveforms for up to 22 analog channels and the values of up to 32
digital signals. The disturbance recorder is supplied with data once per cycle by the
protection and control task. The disturbance recorder collates the data that it receives into
the required length disturbance record. The disturbance records that can also store the data
in COMTRADE format can be extracted using MiCOM S1 Studio, allowing the use of other
packages to view the recorded data.
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-23

FD
4. SELF TESTING & DIAGNOSTICS
The relay includes several self-monitoring functions to check the operation of its hardware
and software when it is in service. These are included so that if an error or fault occurs in
the relays hardware or software, the relay is able to detect and report the problem and
attempt to resolve it by performing a reboot. The relay must therefore be out of service for a
short time, during which the Healthy LED on the front of the relay is OFF and, the watchdog
contact at the rear is ON. If the reboot fails to resolve the problem, the relay takes itself
permanently out of service; the Healthy LED stays OFF and watchdog contact stays ON.
If a problem is detected by the self-monitoring functions, the relay stores a maintenance
record in battery backed-up SRAM.
The self-monitoring is implemented in two stages: firstly a thorough diagnostic check that is
performed when the relay is booted-up and secondly a continuous self-checking operation
that checks the operation of the relays critical functions while it is in service.
4.1 Start-up self-testing
The self-testing that is carried out when the relay is started takes a few seconds to complete,
during which time the relays protection is unavailable. This is shown by the Healthy LED on
the front of the relay which is ON when the relay has passed all tests and entered operation.
If the tests detect a problem, the relay remains out of service until it is manually restored to
working order.
The operations that are performed at start-up are as follows.
4.1.1 System boot
The integrity of the flash memory is verified using a checksum before the program code and
data are copied into SRAM and executed by the processor. When the copy is complete the
data then held in SRAM is checked against that in flash memory to ensure they are the same
and that no errors have occurred in the transfer of data from flash memory to SRAM. The
entry point of the software code in SRAM is then called which is the relay initialization code.
4.1.2 Initialization software
The initialization process includes the operations of initializing the processor registers and
interrupts, starting the watchdog timers (used by the hardware to determine whether the
software is still running), starting the real-time operating system and creating and starting the
supervisor task. In the initialization process the relay checks the following.
The status of the battery
The integrity of the battery backed-up SRAM that stores event, fault and disturbance
records
The voltage level of the field voltage supply that drives the opto-isolated inputs
The operation of the LCD controller
The watchdog operation
When the initialization software routine is complete, the supervisor task starts the platform
software.
P64x/EN FD/A42 Firmware Design

(FD) 9-24

MiCOM P642, P643, P645

FD
4.1.3 Platform software initialization & monitoring
In starting the platform software, the relay checks the integrity of the data held in non-volatile
memory with a checksum, the operation of the real-time clock, and the IRIG-B, RTD and
CLIO board if fitted. The final test that is made concerns the input and output of data; the
presence and healthy condition of the input board is checked and the analog data acquisition
system is checked through sampling the reference voltage.
At the successful conclusion of all of these tests the relay is entered into service and the
protection started-up.
4.2 Continuous self-testing
When the relay is in service, it continually checks the operation of the critical parts of its
hardware and software. The checking is carried out by the system services software (see
section on relay software earlier in this section) and the results reported to the platform
software. The functions that are checked are as follows:
The flash EPROM containing all program code and language text is verified by a
checksum
The code and constant data held in SRAM is checked against the corresponding data in
flash EPROM to check for data corruption
The SRAM containing all data other than the code and constant data is verified with a
checksum
The non-volatile memory containing setting values is verified by a checksum, whenever
its data is accessed
The battery status
The level of the field voltage
The integrity of the digital signal I/O data from the opto-isolated inputs and the relay
contacts, is checked by the data acquisition function every time it is executed. The
operation of the analog data acquisition system is checked by the acquisition function
every time it is executed. This is done by sampling the reference voltage on a spare
multiplexed channel
The operation of the RTD board is checked by reading the temperature indicated by the
reference resistors on the two spare RTD channels
The operation of the IRIG-B board is checked, where it is fitted, by the software that
reads the time and date from the board
The correct operation of the CLIO board is checked, where it is fitted
If the Ethernet board is fitted, it is checked by the software on the main processor board.
If the Ethernet board fails to respond, an alarm is raised and the board is reset in an
attempt to resolve the problem
In the unlikely event that one of the checks detects an error in the relays subsystems, the
platform software is notified and it will attempt to log a maintenance record in battery backed-
up SRAM. If the problem is with the battery status, the RTD board, CLIO board or the
IRIG-B board, the relay continues in operation. However, for problems detected in any other
area the relay shuts down and reboots. This result in a period of up to 5 seconds when
protection is unavailable, but the complete restart of the relay including all initializations
should clear most problems that could occur. An integral part of the start-up procedure is a
thorough diagnostic self-check. If this detects the same problem that caused the relay to
restart, the restart has not cleared the problem and the relay takes itself permanently out of
service. This is indicated by the Healthy LED on the front of the relay which goes OFF, and
the watchdog contact that goes ON.
Firmware Design P64x/EN FD/A42

MiCOM P642, P643, P645

(FD) 9-25

P1625ENa
P
r
i
m
a
r
y

S
e
l
f

T
e
s
t
s
S
e
c
o
n
d
a
r
y

S
e
l
f

T
e
s
t
s
U
s
e
r

B
o
o
t
S
y
s
t
e
m

I
n
i
t
i
a
l
i
z
a
t
i
o
n
B
u
s

I
n
t
e
g
r
i
t
y

S
R
A
M

T
e
s
t
D
a
t
a

S
R
A
M

T
e
s
t
C
o
d
e

V
e
r
i
f
y

T
e
s
t

B
e
t
w
e
e
n

F
l
a
s
h

a
n
d

S
R
A
M
F
l
a
s
h

C
h
e
c
k
s
u
m

T
e
s
t
W
a
t
c
h
d
o
g

S
e
l
f

T
e
s
t
B
B
R
A
M

S
e
l
f

T
e
s
t
B
u
s

R
e
s
e
t

T
e
s
t
B
a
t
t
e
r
y

S
e
l
f

T
e
s
t
F
i
e
l
d

V
o
l
t
a
g
e

S
t
a
t
u
s
C
h
e
c
k
C
h
e
c
k
C
h
e
c
k
P
a
s
s
P
a
s
s
P
a
s
s
F
a
i
l
F
a
i
l
F
a
i
l
&
1
)

C
r
i
t
i
c
a
l
,

P
r
i
m
a
r
y

S
e
l
f

T
e
s
t

E
r
r
o
r

M
e
s
s
a
g
e
s
E
r
r
o
r

M
e
s
s
a
g
e

o
n
U
s
e
r

I
n
t
e
r
f
a
c
e
B
u
s

F
a
i
l
S
R
A
M

F
a
i
l
W
a
t
c
h
d
o
g

c
i
r
c
u
i
t

f
a
i
l
s

t
o

o
p
e
r
a
t
e
W
a
t
c
h
d
o
g

F
a
i
l
E
r
r
o
r

i
n

c
o
d
e

c
o
m
p
a
r
i
s
o
n

t
e
s
t

f
l
a
s
h
C
o
d
e

V
e
r
i
f
y

F
a
i
l
F
l
a
s
h

t
e
s
t

e
r
r
o
r

d
e
t
e
c
t
e
d

i
n

t
h
e

f
l
a
s
h
s
t
r
u
c
t
u
r
e
S
R
A
M

T
e
s
t

E
r
r
o
r
I
n
t
e
g
r
i
t
y

B
u
s

T
e
s
t

E
r
r
o
r
D
e
s
c
r
i
p
t
i
o
n
F
l
a
s
h

F
a
i
l
(
C
h
e
c
k
s
u
m
)
3
)

T
r
i
v
i
a
l
,

S
e
c
o
n
d
a
r
y

P
o
w
e
r

o
n

S
e
l
f

T
e
s
t
s

A
l
a
r
m

I
n
d
i
c
a
t
i
o
n
s
2
)

C
r
i
t
i
c
a
l
,

S
e
c
o
n
d
a
r
y

S
e
l
f

T
e
s
t

E
r
r
o
r

M
e
s
s
a
g
e
s
E
r
r
o
r

C
o
d
e
T
h
e

s
e
c
o
n
d
a
r
y

s
e
l
f

t
e
s
t
s

d
e
t
e
c
t
e
d

a
n
e
r
r
o
r

i
n

t
h
e

B
u
s

C
i
r
c
u
i
t
T
h
e

s
e
c
o
n
d
a
r
y

s
e
l
f

t
e
s
t
s

d
e
t
e
c
t
e
d

a
n

e
r
r
o
r
i
n

t
h
e

B
a
t
t
e
r
y

B
a
c
k
e
d

S
R
A
M

(
B
B
R
A
M
)
D
e
s
c
r
i
p
t
i
o
n
0
x
0
C
1
7
0
0
1
8
0
x
0
C
1
7
0
0
1
7
D
e
s
c
r
i
p
t
i
o
n
A
l
a
r
m
F
i
e
l
d

V
o
l
t

F
a
i
l
T
h
e

s
e
c
o
n
d
a
r
y

s
e
l
f

t
e
s
t
s

d
e
t
e
c
t
e
d

b
a
t
t
e
r
y
s
e
l
f

t
e
s
t

h
a
s

f
a
i
l
e
d
B
a
t
t
e
r
y

F
a
i
l
u
r
e
S
t
a
r
t

S
e
c
o
n
d
a
r
y

S
e
l
f

T
e
s
t
C
r
i
t
i
c
a
l
/
M
a
j
o
r

P
r
i
m
a
r
y

S
e
l
f

T
e
s
t

F
a
u
l
t
1
)

S
t
a
r
t
-
u
p

T
e
r
m
i
n
a
t
e
d




R
e
l
a
y

L
o
c
k
o
u
t




E
r
r
o
r

M
e
s
s
a
g
e




H
e
a
l
t
h
y

L
E
D

i
s

o
f
f
C
r
i
t
i
c
a
l
/
M
a
j
o
r

S
e
c
o
n
d
a
r
y

T
e
s
t

F
a
u
l
t
H
e
a
l
t
h
y

L
E
D

O
n
(
I
n

S
e
r
v
i
c
e
)
2
)

L
o
g

M
a
i
n
t
e
n
a
n
c
e

R
e
c
o
r
d




S
t
a
r
t
-
u
p

T
e
r
m
i
n
a
t
e
d




R
e
l
a
y

L
o
c
k
o
u
t




E
r
r
o
r

C
o
d
e

M
e
s
s
a
g
e




H
e
a
l
t
h
y

L
E
D

i
s

o
f
f
T
r
i
v
i
a
l
/
M
i
n
o
r

S
e
c
o
n
d
a
r
y

T
e
s
t

F
a
u
l
t
3
)

L
o
g

M
a
i
n
t
e
n
a
n
c
e

R
e
c
o
r
d




C
o
n
t
i
n
u
e
s

S
t
a
r
t
-
u
p

S
e
q
u
e
n
c
e




E
r
r
o
r

M
e
s
s
a
g
e




H
e
a
l
t
h
y

L
E
D

i
s

o
n




Y
e
l
l
o
w

A
l
a
r
m

L
E
D

i
s

F
l
a
s
h
i
n
g
T
h
e

s
e
c
o
n
d
a
r
y

s
e
l
f

t
e
s
t
s

d
e
t
e
c
t
e
d

F
i
e
l
d
V
o
l
t
a
g
e

f
a
i
l
u
r
e

FD
Figure 10 Start-up self-testing logic
P64x/EN FD/A42 Firmware Design

(FD) 9-26

MiCOM P642, P643, P645

P1626ENa
D
a
t
a

S
R
A
M

T
e
s
t
F
l
a
s
h

C
h
e
c
k
s
u
m

T
e
s
t
C
o
d
e

V
e
r
i
f
y

T
e
s
t

B
e
t
w
e
e
n

F
l
a
s
h

a
n
d

S
R
A
M
B
B
R
A
M

T
e
s
t
A
n
a
l
o
g

D
a
t
a

A
c
q
u
i
s
i
t
i
o
n
D
i
g
i
t
a
l

I
n
p
u
t
/
o
u
t
p
u
t
B
a
t
t
e
r
y

S
t
a
t
u
s

T
e
s
t
F
i
e
l
d

V
o
l
t
a
g
e

S
t
a
t
u
s
C
h
e
c
k
P
a
s
s
F
a
i
l
C
h
e
c
k
P
a
s
s
F
a
i
l
R
e
l
a
y

H
e
a
l
t
h
y

L
E
D

i
s

o
n
(
I
n

S
e
r
v
i
c
e
)
C
r
i
t
i
c
a
l
/
M
a
j
o
r

S
e
l
f

T
e
s
t

F
a
u
l
t
1
)

L
o
g

M
a
i
n
t
e
n
a
n
c
e

R
e
c
o
r
d
E
r
r
o
r

C
o
d
e

M
e
s
s
a
g
e
H
e
a
l
t
h
y

L
E
D

T
u
r
n
s

o
f
f
R
e
l
a
y

R
e
b
o
o
t
s

=
>

P
o
w
e
r

o
n

T
e
s
t
s
W
a
t
c
h
d
o
g

C
o
n
t
a
c
t

o
p
e
r
a
t
e
s
W
a
t
c
h
d
o
g

C
o
n
t
a
c
t
T
r
v
i
a
l
/
M
i
n
o
r

S
e
l
f

T
e
s
t

F
a
u
l
t
2
)

L
o
g

M
a
i
n
t
e
n
a
n
c
e

R
e
c
o
r
d
E
r
r
o
r

M
e
s
s
a
g
e
H
e
a
l
t
h
y

L
E
D

R
e
m
a
i
n
s

o
n
Y
e
l
l
o
w

A
l
a
r
m

L
E
D
1
)

C
r
i
t
i
c
a
l
,

C
o
n
t
i
n
u
o
u
s

S
e
l
f
-
T
e
s
t

E
r
r
o
r

c
o
d
e
s
2
)

T
r
i
v
i
a
l
,

C
o
n
t
i
n
u
o
u
s

S
e
l
f
-
T
e
s
t

a
l
a
r
m

i
n
d
i
c
a
t
i
o
n
s
E
r
r
o
r

C
o
d
e
D
e
s
c
r
i
p
t
i
o
n
0
x
0
C
1
6
0
0
1
1
0
x
0
C
1
6
0
0
1
2
0
x
0
C
1
6
0
0
1
3
0
x
0
C
1
6
0
0
1
4
0
x
0
C
1
6
0
0
A
0
0
x
0
C
1
6
0
0
B
n
0
x
0
1
6
0
0
C
n
T
h
e

c
o
n
t
i
n
u
o
u
s

s
e
l
f
-
t
e
s
t
s

d
e
t
e
c
t
e
d
a
n

e
r
r
o
r

i
n

S
R
A
M
T
h
e

c
o
n
t
i
n
u
o
u
s

s
e
l
f
-
t
e
s
t
s

d
e
t
e
c
t
e
d
a
n

e
r
r
o
r

i
n

t
h
e

F
l
a
s
h

m
e
m
o
r
y

c
h
e
c
k
s
u
m
T
h
e

c
o
n
t
i
n
u
o
u
s

s
e
l
f
-
t
e
s
t
s

d
e
t
e
c
t
e
d
a
n

e
r
r
o
r

i
n

t
h
e

c
o
d
e

c
o
m
p
a
r
i
s
o
n
T
h
e

c
o
n
t
i
n
u
o
u
s

s
e
l
f
-
t
e
s
t
s

d
e
t
e
c
t
e
d
a
n

e
r
r
o
r

i
n

t
h
e

B
a
t
t
e
r
y

B
a
c
k
e
d

R
A
M
T
h
e

c
o
n
t
i
n
u
o
u
s

s
e
l
f
-
t
e
s
t
s

d
e
t
e
c
t
e
d
a
n

e
r
r
o
r

i
n

t
h
e

a
c
q
u
i
s
i
t
i
o
n

c
a
r
d
T
h
e

c
o
n
t
i
n
u
o
u
s

s
e
l
f
-
t
e
s
t
s

d
e
t
e
c
t
e
d
a
n

e
r
r
o
r

i
n

r
e
l
a
y

c
a
r
d

n

(
n
u
m
b
e
r

f
r
o
m

0
)
T
h
e

c
o
n
t
i
n
u
o
u
s

s
e
l
f
-
t
e
s
t
s

d
e
t
e
c
t
e
d
a
n

e
r
r
o
r

i
n

o
p
t
o

c
a
r
d

n

(
n
u
m
b
e
r

f
r
o
m

0
)
A
l
a
r
m
D
e
s
c
r
i
p
t
i
o
n
B
a
t
t
e
r
y

F
a
i
l
u
r
e
F
i
e
l
d

V
o
l
t

F
a
i
l
T
h
e

s
e
c
o
n
d
a
r
y

s
e
l
f

t
e
s
t
s

d
e
t
e
c
t
e
d
b
a
t
t
e
r
y

s
e
l
f

t
e
s
t

h
a
s

f
a
i
l
e
d
T
h
e

s
e
c
o
n
d
a
r
y

s
e
l
f

t
e
s
t
s

d
e
t
e
c
t
e
d
F
i
e
l
d

V
o
l
t
a
g
e

f
a
i
l
u
r
e
&

FD
Figure 11 Continuous self-testing logic

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645


CM
COMMISSIONING








Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)

P64x/EN CM/A42 Commissioning



MiCOM P642, P643, P645

CM


Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-1

CM
CONTENTS
(CM) 10-
1. INTRODUCTION 6
2. SETTING FAMILIARIZATION 7
3. COMMISSIONING TEST MENU 8
3.1 Opto I/P status 8
3.2 Relay O/P status 9
3.3 Test port status 9
3.4 LED status 9
3.5 Monitor bits 1 to 8 9
3.6 Test mode 10
3.7 Test pattern 10
3.8 Contact test 10
3.9 Test LEDs 10
3.10 Red LED status and green LED status (P643/5) 10
3.11 Using a monitor/download port test box 11
4. EQUIPMENT REQUIRED FOR COMMISSIONING 12
4.1 Minimum equipment required 12
4.2 Optional equipment 12
5. PRODUCT CHECKS 13
5.1 With the relay re-energized 13
5.1.1 Visual inspection 14
5.1.2 Current transformer shorting contacts 14
5.1.3 Insulation 16
5.1.4 External wiring 17
5.1.5 Watchdog contacts 17
5.1.6 Auxiliary supply 17
5.2 With the relay energized 18
5.2.1 Watchdog contacts 18
5.2.2 LCD front panel display 18
P64x/EN CM/A42 Commissioning

(CM) 10-2

MiCOM P642, P643, P645

CM
signal

inputs



ECKS
5.2.3 Date and time 18
5.2.3.1 With an IRIG-B 18
5.2.3.2 Without an IRIG-B signal 19
5.2.4 Light emitting diodes (LEDs) 19
5.2.4.1 Testing the alarm and out of service LEDs 19
5.2.4.2 Testing the trip LED 19
5.2.4.3 Testing the user-programmable LEDs 19
5.2.5 Field voltage supply 19
5.2.6 Input opto-isolators 20
5.2.7 Output relays 20
5.2.8 RTD inputs 21
5.2.9 Current loop 21
5.2.10 Current loop outputs 22
5.2.11 First rear communications port 22
5.2.11.1 Courier communications 22
5.2.11.2 MODBUS communications 23
5.2.11.3 IEC60870-5-103 (VDEW) communications 23
5.2.11.4 DNP3.0 communications 23
5.2.11.5 IEC 61850 communications 24
5.2.12 Second rear communications port 24
5.2.12.1 K-Bus configuration 25
5.2.12.2 EIA(RS)485 configuration 25
5.2.12.3 EIA(RS)232 configuration 26
5.2.13 Current inputs 26
5.2.14 Voltage inputs 28
6. SETTING CH 30
6.1 Apply application-specific settings 30
6.2 Check application-specific settings 30
6.3 Demonstrate correct relay operation 31
6.4 Transformer differential protection (P642/3/5) 31
6.4.1 Low set element current sensitivity (I
s1
) 31 .1
6.4.1.2 Low set element operating time 32
6.4.1.3 High set element current sensitivity (Is HS1) 32
6.4.1.4 High set element operating time 33
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-3

CM

bias characteristic



ing time

6.4.2 Differential through stability by primary injection 33
6.4.3 CT secondary wiring differential through stability test by secondary injection 33
6.4.3.1 Yy transformers and autotransformer 33
6.4.3.2 Dy and Yd applications 35
6.4.3.3 Dd applications 38
6.4.4 Low set element 40
6.4.5 Second-harmonic blocking 41
6.4.6 Fifth-harmonic blocking 42
6.5 Restricted earth fault setting checks 43
6.5.1 Checking REF sensitivity 43
6.5.2 Checking REF through stability by primary injection 43
6.6 Overflux protection 44
6.6.1 Overflux alarm sensitivity 44
6.6.2 Overflux trip sensitivity 44
6.7 Backup phase overcurrent protection 45
6.7.1.1 Connect the test circuit 45
6.7.1.2 Perform the test 46
6.7.1.3 Check the operat 47
6.8 Thermal Overload protection 47
6.9 Current Transformer Supervision 48
6.10 Through fault monitoring 50
7. ON-LOAD CHECKS 52
7.1 Voltage connections 52
7.2 Current connections 52
8. FINAL CHECKS 54
9. COMMISSIONING TEST RECORD 55
10. SETTING RECORD 69
FIGURES
Figure 1 Rear terminal blocks on size 40TE case 14
Figure 2 Location of securing screws for terminal blocks 16


P64x/EN CM/A42 Commissioning

(CM) 10-4

MiCOM P642, P643, P645

CM
sformer
distribution
connection

tion characteristic
Figure 3 Test equipment connection for a Yy0 tran 34
Figure 4 Yy transformer connections 35
Figure 5 Test equipment connection for a Yd1 transformer 36
Figure 6 Yd9 configuration AN external fault current 37
Figure 7 Yd transformer connections 37
Figure 8 Test equipment connection for a Dd0 transformer 39
Figure 9 Dd transformer connections 39
Figure 10 Low set element bias characteristic test equipment 40
Figure 11 Second harmonic test 41
Figure 12 Fifth-harmonic 42
Figure 13 IDMT overfluxing protec 45

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-5

CM
P64x/EN CM/A42 Commissioning

(CM) 10-6

MiCOM P642, P643, P645

1. INTRODUCTION
The MiCOM P64x transformer protection relays are fully numerical in their design,
implementing all protection and non-protection functions in software. The relays use a high
degree of self-checking and give an alarm in the unlikely event of a failure. Therefore, the
commissioning tests do not need to be as extensive as with non-numeric electronic or
electro-mechanical relays.
To commission numeric relays, it is only necessary to verify that the hardware is functioning
correctly and the application-specific software settings have been applied to the relay. It is
considered unnecessary to test every function of the relay if the settings have been verified
by one of the following methods:
Extracting the settings applied to the relay using appropriate setting software (preferred
method)
Using the operator interface
To confirm that the product is operating correctly once the application-specific settings have
been applied, perform a test on a single protection element.
Unless previously agreed to the contrary, the customer is responsible for determining the
application-specific settings to be applied to the relay and for testing any scheme logic
applied by external wiring or configuration of the relays internal programmable scheme logic.
Blank commissioning test and setting records are provided at the end of this chapter for
completion as required.
As the relays menu language is user-selectable, the Commissioning Engineer can change it
to allow accurate testing as long as the menu is restored to the customers preferred
language on completion.
To simplify the specifying of menu cell locations in these Commissioning Instructions, they
are given in the form [courier reference: COLUMN HEADING, Cell Text]. For example, the
cell for selecting the menu language (first cell under the column heading) is in the System
Data column (column 00) so it is given as [0001: SYSTEM DATA, Language].

Before carrying out any work on the equipment the user should be familiar with the
contents of the Safety Section or Safety Guide SFTY/4LM/G11 or later issue and the
ratings on the equipments rating label.

CM
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-7

CM
2. SETTING FAMILIARIZATION
When first commissioning a MiCOM P64x relay, allow sufficient time to become familiar with
how to apply the settings.
The Relay Menu Database document and the Settings chapter (P64x/EN MD, P64x/EN ST)
contain a detailed description of the menu structure of P64x relays. The relay menu
database is a separate document which can be downloaded from our website.
With the secondary front cover in place, all keys except the key are accessible. All menu
cells can be read. LEDs and alarms can be reset. However, no protection or configuration
settings can be changed, or fault and event records cleared.
Removing the secondary front cover allows access to all keys so that settings can be
changed, LEDs and alarms reset, and fault and event records cleared. However, to make
changes to menu cells that have access levels higher than the default level, the appropriate
password is needed.
Alternatively, if a portable PC with suitable setting software is available (such as MiCOM S1
Studio), the menu can be viewed one page at a time, to display a full column of data and
text. This PC software also allows settings to be entered more easily, saved to a file on disk
for future reference, or printed to produce a settings record. Refer to the PC software user
manual for details. If the software is being used for the first time, allow sufficient time to
become familiar with its operation.
P64x/EN CM/A42 Commissioning

(CM) 10-8

MiCOM P642, P643, P645

CM
3. COMMISSIONING TEST MENU
To minimize the time needed to test MiCOM relays, the relay provides several test facilities
under the COMMISSION TESTS menu heading. There are menu cells which allow the
status of the opto-isolated inputs, output relay contacts, internal digital data bus (DDB)
signals and user-programmable LEDs to be monitored. Also, there are cells to test the
operation of the output contacts and user-programmable LEDs.
The following table shows the relay menu of commissioning tests, including the available
setting ranges and factory defaults:
Menu text Default setting Settings
COMMISSION TESTS
Opto I/P Status
Relay O/P Status
Test Port Status
LED Status
Monitor Bit 1 64 (LED 1)
Monitor Bit 3 66 (LED 3)
Monitor Bit 4 67 (LED 4)
0 to 511
See P64x/EN PL for details of
Digital Data Bus signals
Monitor Bit 5 68 (LED 5)
Monitor Bit 6 69 (LED 6)
Monitor Bit 7 70 (LED 7)
Monitor Bit 8 71 (LED 8)
Test Mode Disabled
Disabled
Test Mode
Contacts Blocked
Test Pattern All bits set to 0
0 = Not Operated
1 = Operated
Contact Test No Operation
No Operation
Apply Test
Remove Test
Test LEDs No Operation
No Operation
Apply Test
3.1 Opto I/P status
This menu cell displays the status of the relays opto-isolated inputs as a binary string, a 1
indicating an energized opto-isolated input and a 0 a de-energized one. If the cursor is
moved along the binary numbers, the corresponding label text is displayed for each logic
input.
The menu cell can be used during commissioning or routine testing to monitor the status of
the opto-isolated inputs while they are sequentially energized with a suitable dc voltage.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-9

3.2 Relay O/P status
This menu cell displays the status of the digital data bus (DDB) signals that result in
energization of the output relays as a binary string, a 1 indicating an operated state and 0 a
non-operated state. If the cursor is moved along the binary numbers, the corresponding
label text is displayed for each relay output.
The information displayed can be used during commissioning or routine testing to show the
status of the output relays when the relay is in service. Also, to fault find for output relay
damage, compare the status of the output contact under investigation with its associated bit.
Note: When the Test Mode cell is set to Enabled, this cell continues to show
which contacts would operate if the relay was in-service. It does not
show the actual status of the output relays.
3.3 Test port status
This menu cell displays the status of the eight digital data bus (DDB) signals that have been
allocated in the Monitor Bit cells. If the cursor is moved along the binary numbers, the
corresponding DDB signal text string is displayed for each monitor bit.
By using this cell with suitable monitor bit settings, the state of the DDB signals can be
displayed, as various operating conditions or sequences are applied to the relay. Therefore
the programmable scheme logic can be tested.
As an alternative to using this cell, the optional monitor/download port test box can be
plugged into the monitor/download port behind the bottom access cover. For details see
section 3.11.
3.4 LED status
The LED Status cell is an 8-bit binary string that shows which of the user-programmable
LEDs on the relay are ON when accessing the relay from a remote location. A 1 means that
a particular LED is ON and a 0 means that it is OFF.
3.5 Monitor bits 1 to 8
The eight Monitor Bit cells allow the user to select the status of which digital data bus
signals can be observed in the Test Port Status cell or using the monitor/download port.
Each monitor bit is set by entering the required digital data bus (DDB) signal number
(0 - 511) from the list of available DDB signals in the Programmable Logic chapter
P64x/EN PL. The pins of the monitor/download port used for monitor bits are shown in the
following table. The signal ground is available on pins 18, 19, 22 and 25.
CM
Monitor bit 1 2 3 4 5 6 7 8
Monitor/download port pin 11 12 15 13 20 21 23 24


The monitor/download port is not electrically isolated against induced voltages on
the communications channel. It should therefore only be used for local
communications.
P64x/EN CM/A42 Commissioning

(CM) 10-10

MiCOM P642, P643, P645

3.6 Test mode
The Test Mode menu cell is used to allow secondary injection testing to be performed on the
relay without operation of the trip contacts. The Test Mode is also used in the IEC60870-5-
103 protocol, see section 5.8 in chapter P64x/EN SC. It also enables a facility to directly test
the output contacts by applying menu-controlled test signals.

To select test mode, set the Test Mode menu cell to Test Mode. This takes the relay out of
service and blocks the maintenance counters. It also causes an alarm condition to be
recorded and the yellow Out of Service LED switches ON and an alarm message
Protn. Disabled is displayed.

To enable testing of output contacts, set the Test Mode cell to Contacts Blocked. This
blocks the protection from operating the contacts. It also enables the test pattern and
contact test functions, used to manually operate the output contacts. Once testing is
complete, set the cell back to Disabled to restore the relay back to service.


When the Test Mode cell is set to contacts blocked the relay scheme logic does
not drive the output relays, so the protection does not trip the associated circuit
breaker if a fault occurs.

3.7 Test pattern
The Test Pattern cell is used to select the output relay contacts that will be tested when the
Contact Test cell is set to Apply Test. The cell has a binary string with one bit for each
user-configurable output contact, which can be set to 1 to operate the output under test
conditions and 0 not to operate it.
3.8 Contact test
When the Apply Test command in this cell is issued, the contacts set to 1 for operation in
the Test Pattern cell change state. After the test has been applied, the command text on
the LCD changes to No Operation and the contacts remain in the Test State until reset
issuing the Remove Test command. The command text on the LCD reverts to No
Operation after the Remove Test command has been issued.
Note: When the Test Mode cell is set to Enabled, the Relay O/P Status cell
does not show the current status of the output relays so cannot be used
to confirm operation of the output relays. Therefore, it is necessary to
monitor the state of each contact in turn.
CM
3.9 Test LEDs
When the Apply Test command in this cell is issued, the eight user-programmable LEDs are
ON for approximately two seconds before they switch OFF and the command text on the
LCD reverts to No Operation.
3.10 Red LED status and green LED status (P643/5)
The Red LED Status and Green LED Status cells are 18-bit binary strings that show which
of the user-programmable LEDs on the relay are ON when accessing the relay from a
remote location. 1 indicates a particular LED is ON and a 0 OFF. When the status of a
particular LED in both cells is 1, this means the LED is yellow.
Commissioning P64x/EN CM/A42-S

MiCOM P642, P643, P645

(CM) 10-11

CM
3.11 Using a monitor/download port test box
A monitor/download port test box containing eight LEDs and a switchable audible indicator is
available from Schneider Electric, or one of their regional sales offices. It is housed in a
small plastic box with a 25-pin male D-connector that plugs directly into the relays
monitor/download port. There is also a 25-pin female D-connector which allows other
connections to be made to the monitor/download port while the monitor/download port test
box is in place.
Each LED corresponds to one of the monitor bit pins on the monitor/download port with
Monitor Bit 1 on the left hand side when viewed from the front of the relay. The audible
indicator can be selected either to sound if a voltage appears on any of the eight monitor
pins, or remain silent so that indication of state is by LED alone.

P64x/EN CM/A42 Commissioning

(CM) 10-12

MiCOM P642, P643, P645

CM
4. EQUIPMENT REQUIRED FOR COMMISSIONING
4.1 Minimum equipment required
Overcurrent test set with interval timer
110 V ac voltage supply (if stage 1 of the overcurrent function is set directional)
Multimeter with suitable ac current range, and ac and dc voltage ranges of 0 to 440 V
and 0 to 250 V respectively
Continuity tester (if not included in multimeter)
Phase angle meter
Phase rotation meter
100 precision wire wound or metal film resistor, 0.1% tolerance (0C 2C)
Note: Test equipment may contain many of the above features in one unit.
4.2 Optional equipment
Multi-finger test plug type MMLB01 (if test block type MMLG is installed)
An electronic or brushless insulation tester with a dc output not exceeding 500 V
(for insulation resistance testing when required)
A portable PC, with appropriate software (enabling the rear communications port to be
tested, if this is to be used, and saves considerable time during commissioning)
KITZ K-Bus to EIA(RS)232 protocol converter (if the first rear EIA(RS)485 K-Bus port or
second rear port configured for K-Bus is being tested and one is not already installed)
EIA(RS)485 to EIA(RS)232 converter (if first rear EIA(RS)485 port or second rear port
configured for EIA(RS)485 is being tested)
A printer, for printing a setting record from the portable PC
Commissioning P64x/EN CM/A42-S

MiCOM P642, P643, P645

(CM) 10-13

CM
5. PRODUCT CHECKS
These product checks cover all aspects of the relay that need to be checked to ensure that it
has not been physically damaged before commissioning, is functioning correctly and all input
quantity measurements are within the stated tolerances.
If the application-specific settings have been applied to the relay before commissioning, it is
advisable to make a copy of the settings to allow their restoration later. If programmable
scheme logic (other than the default settings with which the relay is supplied) has been
applied, the default settings should be restored before commissioning. This can be done by:
Obtaining a setting file on a diskette from the customer. This requires a portable PC
with appropriate setting software for transferring the settings from the PC to the relay.
Extracting the settings from the relay itself. This requires a portable PC with
appropriate setting software.
Manually creating a setting record. This could be done using a copy of the setting
record from the end of this chapter to record the settings as the relays menu is
sequentially stepped through using the front panel user interface.
If password protection is enabled, and the customer has changed password 2 that prevents
unauthorized changes to some of the settings, either the revised password 2 should be
provided, or the customer should restore the original password before testing is started.
Note: If the password has been lost, a recovery password can be obtained from
Schneider Electric by quoting the serial number of the relay. The
recovery password is unique to that relay and will not work on any other
relay.

Before carrying out any work on the equipment the user should be familiar with the
contents of the Safety Section or Safety Guide SFTY/4LM/G11 or later issue and the
ratings on the equipments rating label.
5.1 With the relay re-energized
The following group of tests should be carried out without the auxiliary supply applied to the
relay and with the trip circuit isolated.
The current and voltage transformer connections must be isolated from the relay for these
checks. If a P991 or MMLG test block is provided, insert the test plug type P992 or
MMLB01, which open-circuits all wiring routed through the test block.
Before inserting the test plug, refer to the scheme diagram to ensure this will not cause
damage or a safety hazard. For example, the test block may be associated with protection
current transformer circuits. Before the test plug is inserted into the test block, make sure
the sockets in the test plug which correspond to the current transformer secondary windings
are linked.
DANGER: Never open-circuit the secondary circuit of a current transformer because
the high voltage produced may be lethal. It could also damage insulation.
If a test block is not provided, isolate the voltage transformer supply to the relay using the
panel links or connecting blocks. Short-circuit and disconnect the line current transformers
from the relay terminals. Where means of isolating the auxiliary supply and trip circuit (such
as isolation links, fuses and MCB) are provided, these should be used. If this is impossible,
the wiring to these circuits must be disconnected and the exposed ends suitably terminated
to prevent them from being a safety hazard.
P64x/EN CM/A42 Commissioning

(CM) 10-14

MiCOM P642, P643, P645

5.1.1 Visual inspection

Check the rating information under the top access cover on the front of the relay.
Check that the relay being tested is correct for the protected line or circuit. Ensure
that the circuit reference and system details are entered onto the setting record
sheet. Double-check the CT secondary current rating, and be sure to record the
actual CT tap which is in use.

Carefully examine the relay to see that no physical damage has occurred since installation.
Ensure that the case earthing connections, at the bottom left-hand corner at the rear of the
relay case, are used to connect the relay to a local earth bar using an adequate conductor.
1
7
1
8
1
6
1
5
1
4
1
3
1
2
1
0
1
1
9
8
7
6
5
4
3
2
1
1
7
1
8
1
6
1
5
1
4
1
3
1
2
1
0
1
1
9
8
7
6
5
4
3
2
1
1
7
1
8
1
6
1
5
1
4
1
3
1
2
1
0
1
1
9
8
7
6
5
4
3
2
1
P0148ENd
1
1
1
9
2
0
1 2
3 4
5 6
7 8
9
2
1
1
0
1
2
2
2
1
3
1
4
1
5
2
3
1
6
1
8
2
4
1
7
2
5
2
7
2
6
2
8

CM
Figure 1 Rear terminal blocks on size 40TE case
5.1.2 Current transformer shorting contacts
If required, the current transformer shorting contacts can be checked to ensure that they
close when the heavy duty terminal block (block reference C in Figure 1) is disconnected
from the current input PCB. The P642 relay block reference D (40TE case) uses heavy duty
terminal blocks. The heavy duty terminal blocks on the P643/5 relays are at block
references D and E (60TE, 80TE cases).
Current
input
Shorting contact between terminals
P642 (40TE) P643 (60TE) P645 (60TE/80TE)
1A / 5A CTs 1A / 5A CTs 1A / 5A CTs
A1 D24-D23 D24-D23 D24-D23
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-15

CM
Current
input
Shorting contact between terminals
B1 D26-D25 D26-D25 D26-D25
C1 D28-D27 D28-D27 D28-D27
A2 D18-D17 D18-D17 D18-D17
B2 D20-D19 D20-D19 D20-D19
C2 D22-D21 D22-D21 D22-D21
A3 E24-E23 E24-E23
B3 E26-E25 E26-E25
C3 E28-E27 E28-E27
A4 E18-E17
B4 E20-E19
C4 E22-E21
A5 E12-E11
B5 E14-E13
C5 E16-E15
IN-TV D12 11 -D D12-D11
IN-LV D14-D13 D14-D13 D14-D13
N-HV D16-D15 D16-D15 D16-D15
Table 1 Current t ort locations
el using four crosshead screws.
agnetic-bladed screwdriver to avoid losing screws or leaving
Pull the terminal bl se and check with a continuity tester that

nected to the relay, take great care when using the

1 Test
g
ransformer sh ing contact
Heavy duty terminal blocks are fastened to the rear pan
These are at the top and bottom between the first and second, and third and fourth, columns
of terminals (see Figure 2).
Note: Use a m
them in the terminal block.
ock away from the rear of the ca
all the shorting switches being used are closed. Table 1 shows the terminals between which
shorting contacts are fitted.
If external test blocks are con
associated test plugs such as MMLB and MiCOM P992 since their use may make
hazardous voltages accessible. CT* shorting links must be in place before the
insertion or removal of MMLB test plugs, to avoid potentially lethal voltages.
Note: When a MiCOM P992 Test Plug is inserted into the MiCOM P99
Block, the secondaries of the line CTs are automatically shorted, makin
them safe.
P64x/EN CM/A42 Commissioning

(CM) 10-16

MiCOM P642, P643, P645

P0149ENb
1
1
1
9
2
0
1 2
3 4
5 6
7 8
9
2
1
1
0
1
2
2
2
1
3
1
4
1
5
2
3
1
6
1
8
2
4
1
7
2
5
2
7
2
6
2
8
Self tapping pan head

Figure 2 Location of securing screws for terminal blocks
5.1.3 Insulation
Insulation resistance tests are only necessary during commissioning if it is required for them
to be done and they havent been performed during installation.
Isolate all wiring from the earth and test the insulation with an electronic or brushless
insulation tester at a dc voltage not exceeding 500 V. Terminals of the same circuits should
be temporarily connected together.
The main groups of relay terminals are:
CM
Voltage transformer circuits
Current transformer circuits
Auxiliary voltage supply
Field voltage output and opto-isolated control inputs
Relay contacts
First rear EIA(RS)485 communication port
RTD inputs
Current loop (analog) inputs and outputs (CLIO)
Case earth
The insulation resistance should be greater than 100 M at 500 V.
On completion of the insulation resistance tests, ensure all external wiring is correctly
reconnected to the unit.
Commissioning P64x/EN CM/A42-S

MiCOM P642, P643, P645

(CM) 10-17

CM
5.1.4 External wiring
Check that the external wiring is correct to the relevant relay diagram or wiring diagram. The
relay diagram number appears on the rating label under the top access cover on the front of
the relay. The corresponding connection diagram will have been supplied with the
Schneider Electric order acknowledgement for the relay.
If a P991 or MMLG test block is provided, check the connections against the wiring diagram.
It is recommended that the supply connections are to the live side of the test block (colored
orange with the odd numbered terminals 1, 3, 5, 7, and so on). The auxiliary supply is
normally routed through terminals 13 (supply positive) and 15 (supply negative), with
terminals 14 and 16 connected to the relays positive and negative auxiliary supply terminals
respectively. However, check the wiring against the schematic diagram for the installation to
ensure compliance with the customers normal practice.
5.1.5 Watchdog contacts
Using a continuity tester, check that the watchdog contacts are in the states shown in
Table 2 for a de-energized relay.
Contact state
Terminals
Relay de-energized Relay energized
F11 - F12
J11 - J12
M11 - M12
(P642 40TE)
(P643/5 60TE)
(P645 80TE)
Closed Open
F13 - F14
J13 - J14
M13 - M14
(P642 40TE)
(P643/5 60TE)
(P80TE)
Open Closed
Table 2 Watchdog contact status
5.1.6 Auxiliary supply
The relay can be operated from either a dc only or an ac/dc auxiliary supply depending on
the relays nominal supply rating. The incoming voltage must be within the operating range
specified in Table 3.
Without energizing the relay, measure the auxiliary supply to ensure it is within the operating
range.
Nominal supply rating DC
[AC rms]
DC operating range AC operating range
24 48 V [-] 19 65 V -
48 110 V [30 100 V] 37 150 V 24 110 V
110 240 V [100 240 V] 87 300 V 80 265 V
Table 3 Operational range of auxiliary supply Vx
Note: The relay can withstand an ac ripple of up to 12% of the upper rated
voltage on the dc auxiliary supply.
Do not energize the relay using the battery charger with the battery disconnected as
this can irreparably damage the relays power supply circuitry.
Energize the relay only if the auxiliary supply is within the operating range. If a test
block is provided, it may be necessary to link across the front of the test plug to
connect the auxiliary supply to the relay.
P64x/EN CM/A42 Commissioning

(CM) 10-18

MiCOM P642, P643, P645

5.2 With the relay energized
The following group of tests verify that the relay hardware and software is functioning
correctly and should be carried out with the auxiliary supply applied to the relay.
The current and voltage transformer connections must remain isolated from the relay
for these checks. The trip circuit should also remain isolated to prevent accidental
operation of the associated circuit breaker.
5.2.1 Watchdog contacts
Using a continuity tester, check the watchdog contacts are in the states shown in Table 2 for
an energized relay.
5.2.2 LCD front panel display
The liquid crystal display is designed to operate in a wide range of substation ambient
temperatures. For this purpose, the Px40 relays have an LCD Contrast setting. This allows
the user to adjust the lightness or darkness of the displayed characters. The contrast is
factory preset to account for a standard room temperature, however it may be necessary to
adjust the contrast to give the best in-service display. To change the contrast, at the bottom
of the CONFIGURATION column, use cell [09FF: LCD Contrast] to increment (darker) or
decrement (lighter), as required.
Before applying a contrast setting, ensure that it does not make the display too light
or dark so the menu text becomes unreadable. If this happens, it is possible to
restore the display by downloading a MiCOM S1 Studio setting file, with the LCD
Contrast set in the typical range of 7 to 11.
5.2.3 Date and time
Before setting the date and time, ensure that the factory-fitted battery isolation strip that
prevents battery drain during transportation and storage has been removed. With the lower
access cover open, the presence of the battery isolation strip can be checked by a red tab
protruding from the positive side of the battery compartment. Lightly pressing the battery to
prevent it falling out of the battery compartment, pull the red tab to remove the isolation strip.
The data and time should now be set to the correct values. The method of setting depends
on whether accuracy is being maintained through the optional inter-range instrumentation
group standard B (IRIG-B) port on the rear of the relay.
CM
5.2.3.1 With an IRIG-B signal
If a satellite time clock signal conforming to IRIG-B is provided and the relay has the optional
IRIG-B port fitted, the satellite clock equipment should be energized.
To allow the relays time and date to be maintained from an external IRIG-B source cell
[0804: DATE and TIME, IRIG-B Sync.] must be set to Enabled.
Ensure the relay is receiving the IRIG-B signal by checking that cell [0805: DATE and TIME,
IRIG-B Status] reads Active.
Once the IRIG-B signal is active, adjust the time offset of the universal co-ordinated time
(satellite clock time) on the satellite clock equipment so that local time is displayed.
Check the time, date and month are correct in cell [0801: DATE and TIME, Date/Time]. The
IRIG-B signal does not contain the current year so needs to be set manually in this cell.
If the auxiliary supply fails, with a battery fitted in the compartment behind the bottom access
cover, the time and date is maintained. Therefore, when the auxiliary supply is restored, the
time and date are correct and need not be set again.
To test this, remove the IRIG-B signal, then remove the auxiliary supply from the relay.
Leave the relay de-energized for approximately 30 seconds. On re-energization, the time in
cell [0801: DATE and TIME, Date/Time] should be correct. Then reconnect the IRIG-B
signal.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-19

CM
5.2.3.2 Without an IRIG-B signal
If the time and date is not being maintained by an IRIG-B signal, ensure that cell [0804:
DATE and TIME, IRIG-B Sync.] is set to Disabled.
Set the date and time to the correct local time and date using cell [0801: DATE and TIME,
Date/Time].
If the auxiliary supply fails, with a battery fitted in the compartment behind the bottom access
cover, the time and date are maintained. Therefore when the auxiliary supply is restored,
the time and date are correct and need not be set again.
To test this, remove the auxiliary supply from the relay for approximately 30 seconds. On
re-energization, the time in cell [0801: DATE and TIME, Date/Time] should be correct.
5.2.4 Light emitting diodes (LEDs)
On power-up, the green LED should switch on and stay on, indicating that the relay is
healthy. The relay has non-volatile memory which stores the state (on or off) of the alarm,
trip and, if configured to latch, user-programmable LED indicators when the relay was last
energized from an auxiliary supply. Therefore these indicators may also switch on when the
auxiliary supply is applied.
If any of these LEDs are on, reset them before proceeding with further testing. If the LED
successfully resets (the LED switches off), there is no testing required for that LED because
it is known to be operational.
5.2.4.1 Testing the alarm and out of service LEDs
The alarm and out of service LEDs can be tested using the COMMISSIONING TESTS menu
column. Set cell [0F0D: COMMISSIONING TESTS, Test Mode] to Contacts Blocked.
Check that the out of service LED is on continuously and the alarm LED flashes.
It is not necessary to return cell [0F0D: COMMISSIONING TESTS, Test Mode] to Disabled
at this stage because the test mode will be required for later tests.
5.2.4.2 Testing the trip LED
The trip LED can be tested by initiating a manual circuit breaker trip from the relay.
However, the trip LED will operate during the setting checks performed later. Therefore no
further testing of the trip LED is required at this stage.
5.2.4.3 Testing the user-programmable LEDs
To test the user-programmable LEDs set cell [0F10: COMMISSIONING TESTS, Test LEDs]
to Apply Test. Check that all 8 (P643) or 18 (P643/5) programmable LEDs on the relay
switch on.
5.2.5 Field voltage supply
The relay generates a field voltage of nominally 48 V that can be used to energize the
opto-isolated inputs (alternatively the substation battery may be used).
Measure the field voltage across terminals 7 and 9 on the terminal block shown in Table 4.
Check that the field voltage is in the range 40 V to 60 V when no load is connected and that
the polarity is correct.
Repeat for terminals 8 and 10.
Terminals
Supply rail
P642 (40TE) P643/P645 (60TE) P645 (80TE)
+ve F7 & F8 J7 & J8 M7 & M8
-ve F9 & F10 J9 & J10 M9 & M10
Table 4 Field voltage terminals
P64x/EN CM/A42 Commissioning

(CM) 10-20

MiCOM P642, P643, P645

CM
5.2.6 Input opto-isolators
This test checks that all the opto-isolated inputs are functioning correctly. The P642 relay
has 8 to 12 opto-isolated inputs in the 40TE case. The P643 relay has 16 to 24 opto-isolated
inputs in the 60TE case. The P645 has 16 to 24 opto-isolated inputs in the 60TE case and
24 opto-isolated inputs in the 80TE.
Energize the opto-isolated inputs one at a time; see the external connection diagrams in
chapter P64x/EN IN for terminal numbers. Ensure that the correct opto input nominal
voltage is set in the Opto Config. Menu. Ensure correct polarity and connect the field
supply voltage to the appropriate terminals for the input being tested. Each opto input also
has selectable filtering. This allows use of a pre-set filter of cycle that renders the input
immune to induced noise on the wiring.
Note: The opto-isolated inputs may be energized from an external dc auxiliary
supply (such as the station battery) in some installations. Check that this
is not the case before connecting the field voltage, otherwise damage to
the relay may result. If an external 24/27 V, 30/34 V, 48/54 V, 110/125 V,
220/250 V supply is being used it will be connected to the relay's optically
isolated inputs directly. If an external supply is used it must be energized
for this test, but only after confirming that it is suitably rated, with less
than 12% ac ripple.
The status of each opto-isolated input can be viewed using either cell [0020: SYSTEM
DATA, Opto /P Status] or [0F01: COMMISSIONING TESTS, Opto /P Status], a 1 indicating
an energized input and a 0 indicating a de-energized input. When each opto-isolated input is
energized, one of the characters on the bottom line of the display changes, to indicate the
new state of the inputs.
5.2.7 Output relays
This test checks that all the output relays are functioning correctly. The P642 relay has 8 to
12 output relays in the 40TE case. The P643 relay has 16 to 24 output relays in the 60TE
case. The P645 has 16 to 24 output relays in the 60TE case, 24 outputs in the 80TE case.

Ensure that the cell [0F0D: COMMISSIONING TESTS, Test Mode] is set to Contacts
Blocked.
The output relays should be energized one at a time. To select output relay 1 for testing, set
cell [0F0E: COMMISSIONING TESTS, Test Pattern] to
00000000000000000000000000000001.
Connect a continuity tester across the terminals corresponding to output relay 1 as shown in
the relevant external connection diagram in chapter P64x/EN IN.
To operate the output relay, set cell [0F0F: COMMISSIONING TESTS, Contact Test] to
Apply Test. Operation is confirmed by the continuity tester operating for a normally open
contact and ceasing to operate for a normally closed contact. Measure the resistance of the
contacts in the closed state.
Reset the output relay by setting cell [0F0F: COMMISSIONING TESTS, Contact Test] to
Remove Test.
Note: Ensure that the thermal ratings of anything connected to the output relays
during the contact test procedure are not exceeded by the associated
output relay being operated for too long. Keep the time between
application and removal of contact test to a minimum.
Repeat the test for the rest of the relays.
Return the relay to service by setting cell [0F0D: COMMISSIONING TESTS, Test Mode] to
Disabled.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-21

CM
5.2.8 RTD inputs
This test checks that all the RTD inputs are functioning correctly and is only performed on
relays with the RTD board fitted.
A 100 resistor, preferably with a tolerance of 0.1%, should be connected across each RTD
in turn. The resistor needs to have a very small tolerance as RTDs complying with
BS EN 60751 : 1995 typically have a change of resistance of 0.39 per C, therefore the
use of a precision wire wound or metal film resistor is recommended. It is essential to
connect the RTD common return terminal to the appropriate RTD input, otherwise the relay
reports an RTD error because it assumes that the RTD wiring has been damaged. The
connections required for testing each RTD input are shown in Table 5.
Check that the corresponding temperature displayed in the MEASUREMENTS 3 column of
the menu is 0C 2C. This range takes into account the 0.1% resistor tolerance and relay
accuracy of 1C. If a resistor of lower accuracy is used during testing, the acceptable
setting range needs to be increased.
Terminal connections
RTD
Resistor between Wire between
Measurement cell
(in Measurements 3
Column (04) of Menu)
1 B1 and B2 B2 and B3 [0412: RTD 1 Label]
2 B4 and B5 B5 and B6 [0413: RTD 2 Label]
3 B7 and B8 B8 and B9 [0414: RTD 3 Label]
4 B10 and B11 B11 and B12 [0415: RTD 4 Label]
5 B13 and B14 B14 and B15 [0416: RTD 5 Label]
6 B16 and B17 B17 and B18 [0417: RTD 6 Label]
7 B19 and B20 B20 and B21 [0418: RTD 7 Label]
8 B22 and B23 B23 and B24 [0419: RTD 8 Label]
9 B25 and B26 B26 and B27 [041A: RTD 9 Label]
10 B28 and B29 B29 and B30 [041B: RTD 10 Label]
Table 5 RTD input terminals
5.2.9 Current loop inputs
This test checks that all the current loop (analog) inputs are functioning correctly and is only
performed on relays with the CLIO (current loop input output) board fitted.
For details of the relay terminal connections see the connection diagrams in chapter
P64x/EN IN. Note that for the current loop inputs, the physical connection of the 0 to 1 mA
input is different to that of the 0 to 10, 0 to 20, and 4 to 20 mA inputs, as shown in the
connection diagrams.

An accurate dc current source can be used to apply various current levels to the current loop
inputs. Another approach is to use the current loop output as a convenient and flexible dc
current source to test the input protection functionality. Externally the current loop outputs
can be fed into their corresponding current loop inputs. Then by applying a certain level of
analog signal, such as V
A
, to the relay the required dc output level can be obtained from the
current loop output which is feeding the current loop input.
Enable the current loop input to be tested. Set the CLIx minimum and maximum settings
and the CLIx Input type for the application.
Apply a dc current to the relay current loop input at 50% of the CLI input maximum range,
0.5 mA (0 to 1 mA CLI), 5 mA (0 to 10 mA CLI) or 10 mA (0 to 20, 4 to 20 mA CLI).
Check the accuracy of the current loop input using the MEASUREMENTS 3 - CLIO Input
1/2/3/4 column of the menu. The display should show (CLIx maximum + CLIx minimum)/2
1% full scale accuracy.
P64x/EN CM/A42 Commissioning

(CM) 10-22

MiCOM P642, P643, P645

CM
5.2.10
performed on relays
lay terminal connections, see the connection diagrams in chapter
physical connection of the 0 to 1 mA
Enable th nt
maximum
analog input param
current loop outpu rated output. Using a precision
5.2.11
depending on the communications standard adopted.
to verify the operation of the complete system from the relay
5.2.11.1
oftware (such as MiCOM S1 Studio or PAS&T) to the incoming (remote
ocol converter.
t are shown in Table 6. However, as the installed
Current loop outputs
This test checks that all the current loop (analog) outputs are functioning correctly and is only
with the CLIO board fitted.
For details of the re
P64x/EN IN.
Note: For the current loop outputs the
output is different to that of the 0 to 10, 0 to 20, and 4 to 20 mA outputs,
as shown in the connection diagrams.
e curre loop output to be tested. Set the CLOx parameter, CLOx minimum and
settings and the CLOx output type for the application. Apply the appropriate
eter to the relay equals to (CLOx maximum + CLOx minimum)/2. The
t should be at 50% of its maximum
resistive current shunt and a high-resolution voltmeter, check that the current loop output is
at 50% of its maximum rated output, 0.5 mA (0 to 1 mA CLO), 5 mA (0 to 10 mA CLO) or
10 mA (0 to 20, 4 to 20 mA CLO). The accuracy should be within 0.5% of full scale + meter
accuracy.
First rear communications port
This test should only be performed where the relay is to be accessed from a remote location
and varies
It is not the intention of the test
to the remote location, just the relays rear communications port and any protocol converter
necessary.
Courier communications
If a K-Bus to EIA(RS)232 KITZ protocol converter is installed, connect a portable PC running
the appropriate s
from relay) side of the prot
If a KITZ protocol converter is not installed, it may not be possible to connect the PC to the
relay installed. In this case a KITZ protocol converter and portable PC running appropriate
software should be temporarily connected to the relays first rear K-Bus port. The terminal
numbers for the relays first rear K-Bus por
protocol converter is not being used in the test, only the correct operation of the relays
K-Bus port will be confirmed.
Connection Terminal
K-Bus MODBUS, VDEW or DNP3.0 P642 (40TE) P643/5 (60TE)
(80TE)
P643/5
Screen F16 M16 Screen J16
1 +ve F17 J17 M17
2 -ve F18 J18 M18
Table 6 EIA(RS)485 termi
Ensu at the communications baud rate and pa s in th plication softwa e are
set the same as those o protocol converte ually a KIT t could be a SCADA
ress in cell [0E02: COMMUNICATIONS, Remote Address]
54.
UNICATIONS, Physical Link] to Fiber Optic.
the
ing the
Master Station, that communications with the relay can be established.
nals
re th rity setting
r (us
e ap
Z bu
r
n the
RTU). The relays Courier add
must be set to a value between 1 and 2
Check that communications can be established with this relay using the portable PC.
If the relay has the optional fiber optic communications port fitted, the port to be used should
be selected by setting cell [0E07: COMM
Ensure that the relay address and baud rate settings in the application software are set
same as those in cell [0E04 COMMUNICATIONS, Baud Rate] of the relay. Check, us
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-23

CM
5.2.11.2
Ensure that the relay address, baud rate and parity settings in the application software are
s [0E02: COMMUNICATIONS, Remote Address], [0E04:
If the relay has the optional fiber optic communications port fitted, the port to be used should
sing
stablished.
5.2.11.3
IEC60870-5-103/VDEW communication systems are designed to have a local Master Station
relays rear fiber optic or EIA(RS)485 port, as
se in cells [0E02: COMMUNICATIONS, Remote Address] and [0E04:
5.2.11.4
EIA(RS)232 interface converter.
Ensure that the relay address, baud rate and parity settings in the application software are
n cells [0E02: COMMUNICATIONS, Remote address], [0E04:
If the relay has the optional fiber optic communications port fitted, the port to be used should
that,
established.
MODBUS communications
Connect a portable PC running the appropriate MODBUS Master Station software to the
relays first rear EIA(RS)485 port using an EIA(RS)485 to EIA(RS)232 interface converter.
The terminal numbers for the relays EIA(RS)485 port are shown in Table 6.
set the same as those in cell
COMMUNICATIONS, Baud Rate] and [0E05: COMMUNICATIONS, Parity] of the relay.
Check that communications with this relay can be established.
be selected by setting cell [0E07: COMMUNICATIONS, Physical Link] to Fiber Optic.
Ensure that the relay address and baud rate settings in the application software are set the
same as those in cell [0E04: COMMUNICATIONS, Baud Rate] of the relay. Check, u
the Master Station, that communications with the relay can be e
IEC60870-5-103 (VDEW) communications
If the relay has the optional fiber optic communications port fitted, the port to be used should
be selected by setting cell [0E07: COMMUNICATIONS, Physical Link] to Fiber Optic or
EIA(RS)485.
and this should be used to verify that the
appropriate, is working.
Ensure that the relay address and baud rate settings in the application software are set the
same as tho
COMMUNICATIONS, Baud Rate] of the relay.
Check, using the Master Station, that communications with the relay can be established.
DNP3.0 communications
Connect a portable PC running the appropriate DNP3.0 Master Station Software to the
relays first rear EIA(RS)485 port using an EIA(RS)485 to
The terminal numbers for the relays EIA(RS)485 port are shown in Table 6.
set the same as those i
COMMUNICATIONS, Baud Rate] and [0E05: COMMUNICATIONS, Parity] of the relay.
Check that communications with this relay can be established.
be selected by setting cell [0E07: COMMUNICATIONS, Physical Link] to Fiber Optic.
Ensure that the relay address and baud rate settings in the application software are set the
same as those in cell [0E04: COMMUNICATIONS, Baud Rate] of the relay. Check
using the Master Station, communications with the relay can be
P64x/EN CM/A42 Commissioning

(CM) 10-24

MiCOM P642, P643, P645

CM
5.2.11.5 IEC 61850 communications
Connect a portable PC running the appropriate IEC61850 Master Station Software or MMS
browser to the relays Ethernet port (RJ45 or ST fiber optic connection). The terminal
numbers for the relays Ethernet port are shown in Table 7.
Configuration of the relay IP parameters (IP Address, Subnet Mask, Gateway) and SNTP
time synchronization parameters (SNTP Server 1, SNTP Server 2) is performed by the IED
Configurator tool. If these parameters are not available from an SCL file, they must be
configured manually.
If the assigned IP address is duplicated elsewhere on the same network, the remote
communications operates in an indeterminate way. However, the relay checks for a conflict
on every IP configuration change and at power-up. An alarm is raised if an IP conflict is
detected. The relay can be configured to accept data from networks other than the local
network by using the Gateway setting.
Check that communications with this relay can be established.
To communicate with an IEC61850 IED on Ethernet, it is necessary only to know its IP
address. This can then be configured in either of the following:
An IEC61850 client (or master), such as a PACiS computer (MiCOM C264) or HMI
An MMS browser, with which the full data model can be retrieved from the IED without
any previous knowledge
Setting changes such as protection settings are not supported in the current IEC61850
implementation. Such setting changes are done using MiCOM S1 Studio using the front port
serial connection of the relay, or over the Ethernet link if preferred. This is known as
tunnelling. See the SCADA Communications chapter, P64x/EN SC for more information on
IEC 61850.
The connector for the Ethernet port is a shielded RJ-45. Table 7 shows the signals and pins
on the connector:
Pin Signal name Signal definition
1 TXP Transmit (positive)
2 TXN Transmit (negative)
3 RXP Receive (positive)
4 - Not used
5 - Not used
6 RXN Receive (negative)
7 - Not used
8 - Not used
Table 7 Signals on the Ethernet connector
5.2.12 Second rear communications port
This test should only be performed where the relay is to be accessed from a remote location
and varies depending on the communications standard being adopted.
It is not the intention of the test to verify the operation of the complete system from the relay
to the remote location, just the relays rear communications port and any protocol converter
necessary.
Commissioning P64x/EN CM/A42-S

MiCOM P642, P643, P645

(CM) 10-25

CM
5.2.12.1 K-Bus configuration
If a K-Bus to EIA(RS)232 KITZ protocol converter is installed, connect a portable PC running
the appropriate software (MiCOM S1 Studio or PAS&T) to the incoming (remote from relay)
side of the protocol converter.
If a KITZ protocol converter is not installed, it may not be possible to connect the PC to the
relay installed. In this case a KITZ protocol converter and portable PC running appropriate
software should be temporarily connected to the relays second rear communications port
configured for K-Bus. The terminal numbers for the relays K-Bus port are shown in
Table 8. However, as the installed protocol converter is not being used in the test, only the
correct operation of the relays K-Bus port is confirmed.
Pin* Connection
4 EIA(RS)485 - 1 (+ ve)
7 EIA(RS)485 - 2 (- ve)
Table 8 Second rear communications port K-Bus terminals
* All other pins unconnected.
Ensure that the communications baud rate and parity settings in the application software are
set the same as those on the protocol converter (usually a KITZ but could be a SCADA
RTU). The relays Courier address in cell [0E90: COMMUNICATIONS, RP2 Address] must
be set to a value between 1 and 254. The second rear communications port configuration
[0E88: COMMUNICATIONS RP2 Port Config.] must be set to K-Bus.
Check that communications can be established with this relay using the portable PC.
5.2.12.2 EIA(RS)485 configuration
If an EIA(RS)485 to EIA(RS)232 converter (Schneider Electric CK222) is installed, connect a
portable PC running the appropriate software (MiCOM S1 Studio) to the EIA(RS)232 side of
the converter and the second rear communications port of the relay to the EIA(RS)485 side
of the converter.
The terminal numbers for the relays EIA(RS)485 port are shown in Table 7.
Ensure that the communications baud rate and parity settings in the application software are
the same as those in the relay. The relays Courier address in cell [0E90:
COMMUNICATIONS, RP2 Address] must be set to a value between 1 and 254. The second
rear communications ports configuration [0E88: COMMUNICATIONS RP2 Port Config.]
must be set to EIA(RS)485.
Check that communications can be established with this relay using the portable PC.
P64x/EN CM/A42 Commissioning

(CM) 10-26

MiCOM P642, P643, P645

CM
5.2.12.3 EIA(RS)232 configuration
Connect a portable PC running the appropriate software (MiCOM S1 Studio) to the rear
EIA(RS)232
1
port of the relay.
The second rear communications port connects using the 9-way female D-type connector
(SK4). The connection is compliant with EIA(RS)574.
Pin Connection
1 No Connection
2 RxD
3 TxD
4 DTR
#

5 Ground
6 No Connection
7 RTS
#

8 CTS
#

9 No Connection
Table 9 Second rear communications port EIA(RS)232 terminals
#
These pins are control lines for use with a modem.
Connections to the second rear port configured for EIA(RS)232 operation can be made using
a screened multi-core communication cable up to 15 m long, or a total capacitance of
2500 pF. Terminate the cable at the relay end with a 9-way, metal-shelled, D-type male
plug. The terminal numbers for the relays EIA(RS)232 port are shown in Table 9.
Ensure that the communications baud rate and parity settings in the application software are
set the same as those in the relay. The relays Courier address in cell [0E90:
COMMUNICATIONS, RP2 Address] must be set to a value between 1 and 254. The second
rear communications port configuration [0E88: COMMUNICATIONS RP2 Port Config] must
be set to EIA(RS)232.
Check that communications can be established with this relay using the portable PC.
5.2.13 Current inputs
This test verifies that the accuracy of current measurement is within acceptable tolerances.
All relays leave the factory set for operation at a system frequency of 50 Hz. If operation at
60 Hz is required, this must be set in cell [0009: SYSTEM DATA, Frequency].
To avoid spurious operation of protection elements during injection testing, ensure that
current operated elements are disabled.
Apply current equal to the line current transformer secondary winding rating to each current
transformer input of the corresponding rating in turn, checking its magnitude using a
multimeter. Refer to Table 10 for the corresponding reading in the relays
MEASUREMENTS 1 columns, as appropriate, and record the value displayed.

1
This port is actually compliant with EIA(RS)574; the 9-pin version of EIA(RS)232, see www.tiaonline.org.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-27

CM
Apply current to
P642
(40TE)
P643
(60TE)
P645
(60TE/80TE)
Menu cell
1A/5A CTs 1A/5A CTs 1A/5A CTs
[0201: MEASUREMENTS 1, A1 Magnitude] D24-D23 D24-D23 D24-D23
[0203: MEASUREMENTS 1, B1 Magnitude] D26-D25 D26-D25 D26-D25
[0205: MEASUREMENTS 1, C1 Magnitude] D28-D27 D28-D27 D28-D27
[0207: MEASUREMENTS 1, A2 Magnitude] D18-D17 D18-D17 D18-D17
[0209: MEASUREMENTS 1, B2 Magnitude] D20-D19 D20-D19 D20-D19
[020B: MEASUREMENTS 1, C2 Magnitude] D22-D21 D22-D21 D22-D21
[020D: MEASUREMENTS 1, A3 Magnitude] F24-F23 F24-F23
[020F: MEASUREMENTS 1, B3 Magnitude] F26-F25 F26-F25
[0211: MEASUREMENTS 1, C3 Magnitude] F28-F27 F28-F27
[0213: MEASUREMENTS 1, A4 Magnitude] F18-F17
[0215: MEASUREMENTS 1, B4 Magnitude] F20-F19
[0217: MEASUREMENTS 1, C4 Magnitude] F22-F21
[0219: MEASUREMENTS 1, A5 Magnitude] F12-F11
[021B: MEASUREMENTS 1, B5 Magnitude] F14-F13
[021D: MEASUREMENTS 1, C5 Magnitude] F16-F15
[0265: MEASUREMENTS 1, N-HV
Measured Magnitude]
D16-D15 D16-D15 D16-D15
[026C: MEASUREMENTS 1, N-LV
Measured Magnitude]
D14-D13 D14-D13 D14-D13
[0273: MEASUREMENTS 1, N-TV
Measured Magnitude]
D12-D11 D12-D11
Table 10 Current input terminals
The measured current values displayed on the relay LCD, or on a portable PC connected to
the front communication port, are either in primary or secondary Amperes. If cell [0D02:
MEASURET SETUP, Local Values] is set to Primary, the values displayed should be equal
to the applied current multiplied by the corresponding current transformer ratio set in the CT
and VT RATIOS menu column (see Table 11). If cell [0D02: MEASURET SETUP, Local
Values] is set to Secondary, the value displayed should be equal to the applied current.
Note: If a PC connected to the relays rear communications port is used to
display the measured current, the process is similar. However, the
setting of cell [0D03: MEASURET SETUP, Remote Values] determines
whether the displayed values are in primary or secondary Amperes.
The measurement accuracy of the relay is 1%. However, an additional allowance must be
made for the accuracy of the test equipment being used.
Next check that all three phase CTs associated with one winding are of the same polarity,
the same current should be applied to phases A, B, and C - phase displaced as for a
balanced 3-phase set. This is for phase angles A = 0
o
, B = -120
o
, C = 120
o
, for a
standard ABC phase rotation system. Starting from current bias input 1, apply the balanced
current and check the measured residual current in the cell [IN-HV Deriv Mag], [IN-LV Deriv
Mag], or [IN-TV Deriv Mag] depending on the transformer winding to which the current input
is assigned. The residual current measured should be less than 0.05 p.u. If high residual
current is measured, one or more of the CT circuits for the end concerned may have a
problem (for example, an inverted connection). Repeat the same test on the rest of the
current bias inputs.
P64x/EN CM/A42 Commissioning

(CM) 10-28

MiCOM P642, P643, P645

CM
Menu cell (in VT and CT RATIO
Corresponding CT ratio
column (0A) of menu)
[0201: MEASUREMENT gnitude]
[0203: MEASUREMENTS 1, B1 Magnitude]
[0
S 1, A1 Ma
[0205: MEASUREMENTS 1, C1 Magnitude]
A12: Phase CT Primary]
[0A13: Phase CT Secy]
[0207: MEASUREMENTS 1, A2 Magnitude]
[0209: MEASUREMENTS 1, B2 Magnitude]
[020B: MEASUREMENTS 1, C2 Magnitude]
[0A16: Phase CT Primary]
[0A17: Phase CT Secy]
[020D: MEASUREMENTS 1, A3 Magnitude]
[020F: MEASUREMENTS 1, B3 Magnitude]
[0211: MEASUREMENTS 1, C3 Magnitude]
[0A1A: Phase CT Primary]
[0A1B: Phase CT Secy]
[0213: MEASUREMENTS 1, A4 Magnitude]
[0215: MEASUREMENTS 1, B4 Magnitude]
[0217: MEASUREMENTS 1, C4 Magnitude]
[0A1E: Phase CT Primary]
[0A1F: Phase CT Secy]
[0219: MEASUREMENTS 1, A5 Magnitude]
[021B: MEASUREMENTS 1, B5 Magnitude]
[021D: MEASUREMENTS 1, C5 Magnitude]
[0A22: Phase CT Primary]
[0A23: Phase CT Secy]
[0265: MEASUREMENTS 1, N-HV Measured Magnitude]
[0A5A: E/F CT Primary]
[0A5B: E/F CT Secy]
[026C: MEASUREMENTS 1, N-LV Measured Magnitude]
[0A5F: E/F CT Primary]
[0A60: E/F CT Secy]
[0273: MEASUREMENTS 1, N-TV Measured Magnitude]
[0A64: E/F CT Primary]
[0A65: E/F CT Secy]
T
5.2.14
This test verifies that the accuracy of voltage measurement is within the acceptable
Refer to Table 12 for the corresponding reading in the relays
able 11 CT ratio settings
Voltage inputs
tolerances.
Apply rated voltage to each voltage transformer input in turn, checking its magnitude using a
multimeter.
MEASUREMENTS 1 column and record the value displayed.
Voltage applied to
Menu cell
P642
(40TE)
P643 P645
/80TE) (60TE) (60TE
[028F: MEASUREM N Magnitude] ENTS 1, VA D2-D1 D2-D1
[0291: MEASUREMENTS 1, VBN Magnitude] D4-D3 D4-D3
[0293: MEASUREMENTS 1, VCN Magnitude] F2-F1 F2-F1
[0295: MEASUREMENTS 1, VX Measured Mag] D4-D3 F4-F3 F4-F3
Table 12 Voltage input terminals
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-29

CM
The measured voltage values displayed on the relay LCD or a portable PC connected to the
front communication port are either in primary or secondary volts. If cell [0D02: MEASURET
SETUP, Local Values] is set to Primary, the values displayed should be equal to the applied
voltage multiplied by the corresponding voltage transformer ratio set in the VT and CT
RATIOS menu column (see Table 13). If cell [0D02: MEASURET SETUP, Local Values] is
set to Secondary, the value displayed should be equal to the applied voltage.
Note: If a PC connected to the relays rear communications port is used to
display the measured voltage, the process is similar. However, the
setting of cell [0D03: MEASURET SETUP, Remote Values] determines
whether the displayed values are in primary or secondary volts.
The measurement accuracy of the relay is 1%. However, an additional allowance must be
made for the accuracy of the test equipment being used.
Menu cell
Corresponding VT ratio
(in VT and CT RATIO
Column (0A) of Menu)
[021A: MEASUREMENTS 1, VAN Magnitude]
[021C: MEASUREMENTS 1, VBN Magnitude]
[021E: MEASUREMENTS 1, VCN Magnitude]
[0A03: Main VT Primary]
[0A04: Main VT Secy]
[0220: MEASUREMENTS 1, VX Measured Mag]
[0A07: VX VT Primary]
[0A08: VX VT Secy]
Table 13 VT ratio settings

P64x/EN CM/A42 Commissioning

(CM) 10-30

MiCOM P642, P643, P645

6. SETTING CHECKS
The setting checks ensure that all of the application-specific relay settings (both the relays
function and programmable scheme logic settings) for the particular installation have been
correctly applied to the relay.
If the application-specific settings are not available, ignore sections 6.1 and 6.2.
Note: The trip circuit should remain isolated during these checks to prevent
accidental operation of the associated circuit breaker.
6.1 Apply application-specific settings
There are different methods of applying the settings:
Transferring settings from a pre-prepared setting file to the relay using a portable PC
running the appropriate software (MiCOM S1 Studio) use the relays front EIA(RS)232
port, under the bottom access cover, or the first rear communications port (Courier
protocol with a KITZ protocol converter connected), or the second rear communications
port. This is the preferred method for transferring function settings as it is much faster
and there is less margin for error. If programmable scheme logic other than the default
settings with which the relay is supplied is used, this is the only way of changing the
settings.
If a setting file has been created for the particular application and provided on a diskette,
the commissioning time is further reduced, especially if application-specific
programmable scheme logic is applied to the relay.
Enter the settings manually using the relays operator interface. This method is not
suitable for changing the programmable scheme logic.
When the installation needs application-specific Programmable Scheme Logic, it is
essential that the appropriate .psl file is downloaded (sent) to the relay, for each
setting group that will be used. If the user fails to download the required .psl file to
any setting group that may be brought into service, the factory default PSL will still be
resident. This may have severe operational and safety consequences.
6.2 Check application-specific settings
Carefully check applied settings against the required application-specific settings to ensure
they have been entered correctly. However, this is not considered essential if a customer-
prepared setting file on diskette has been transferred to the relay using a portable PC.
There are two methods of checking the settings:
CM
Extract the settings from the relay using a portable PC running the appropriate software
(MiCOM S1 Studio) using the front EIA(RS)232 port, under the bottom access cover, or
the first rear communications port (Courier protocol with a KITZ protocol converter
connected), or the second rear communications port. Compare the settings transferred
from the relay with the original written application-specific setting record (for cases where
the customer has only provided a printed copy of the required settings but a portable PC
is available).
Step through the settings using the relays operator interface and compare them with the
original application-specific setting record.
Unless previously agreed to the contrary, the application-specific programmable scheme
logic is not checked as part of the commissioning tests.
Due to the versatility and possible complexity of the programmable scheme logic, it is
beyond the scope of these commissioning instructions to detail suitable test procedures.
Therefore, when programmable scheme logic tests must be performed, written tests that
satisfactorily demonstrate the correct operation of the application-specific scheme logic
should be devised by the engineer who created it. These tests should be provided to the
Commissioning Engineer with the diskette containing the programmable scheme logic
setting file.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-31

CM
6.3
nd 4.2.10 have already demonstrated that the relay is within calibration, so the
sponse to a
er protection elements, all protection elements except
disabled for the duration of the differential
GURATION column. Make a note of which
s described in the chapter P64x/EN OP.
6.4.1.1

ps and note the pick-up value at which the relay
rop-off value at which it resets. Check
Demonstrate correct relay operation
Tests 4.2.9 a
purpose of these tests is as follows:
To confirm that the primary protection function of the P643/4/5 relay, the current
differential protection, can trip according to the correct application settings.
To verify correct setting of the backup phase overcurrent protection (P642/3/5).
To verify correct assignment of the trip contacts, by monitoring the re
selection of fault injections.
6.4 Transformer differential protection (P642/3/5)
To avoid spurious operation of any oth
the transformer differential protection should be
element tests. This is done in the relays CONFI
elements need to be re-enabled after testing.
The P642/3/5 transformer differential protection has three elements, one for each phase.
The biased differential protection uses the maximum bias current in the three phases to bias
the elements. The detailed bias characteristic i
Low set element current sensitivity (I
s1
)
Connect the equipment so that current can be injected through terminals D24 and D23.
Slowly increase the current from 0 Am
operates. Reduce the current slowly and note the d
that the pick-up and drop-off are within the range shown in Table 14.
In Table 14 below,
factor matching amplitude
I
I
s1
=
Is1 is the low set
PROTECTION men g
setting which will be found in the cell [Is1] under the GROUP 1 DIFF
u heading. The amplitude matchin factor is used to compensate for a
mismatch in currents due to the line side current transformer ratios. There is one amplitude
matching factor for the HV side, which is in the cell [Match Factor HV], one for the LV side
found in the cell [Match Factor LV], and one for the TV side found in the cell [Match Factor
TV]. These are under the GROUP 1 SYSTEM CONFIG menu heading. Use the appropriate
amplitude matching factor to calculate the current to inject: this depends on whether it is
being injected into the HV, LV, or TV current transformer inputs.
Current level
Pick-up 0.90 x I to 1.1 x I
Drop-off 0.90 x ick-up pick-up to 1 x p
Table 14 Low set element p ff
Repeat the above test for each of the remaining phases on the HV side, and for all three
n in Table 10.
transformer only.
ick-up and drop-o
phases on the LV and TV sides. These are show
As the CT inputs to each phase have been verified by both the measurement checks and the
low set differential trip checks, it is only necessary to check the operating time and the high
set current sensitivity for each phase element on one side of the
P64x/EN CM/A42 Commissioning

(CM) 10-32

MiCOM P642, P643, P645

6.4.1.2 Low set element operating time
Connect the relay so that current can be injected through terminals D24 and D23, but in
addition connect the relay contacts for this protection function to both trip the test set and to
stop a timer. Configure the test set so that when the current is applied to the relay, the timer
starts.
Inject 5 x I into the HV side A phase (terminals D24 & D23). Check that the operating time for
the relay is within the range 30 ms to 35 ms. Repeat this test for both the remaining phases
on the HV side, as shown in Table 10.
6.4.1.3 High set element current sensitivity (Is HS1)
The relay may be damaged by applying excessive current for long durations during
testing, or in recurrent bursts without allowing time for the relay to cool down.

This test checks the instantaneous current sensitivity of the differential high set element.
This test can only be performed if the test set can inject sufficient current into the relay to
cause the element to trip at the calculated application setting.
The relay should be connected so that current can be injected through terminals D24 and
D23. Also the output relay configured as Idiff HS1 Trip A (DDB 903) should be connected to
trip the test set and to stop a timer.
It is important to trip the test set to avoid sustained application of excessive currents.
It is recommended that the low set differential is still enabled during this test. The timer
should be started when the current is applied to the relay. As the setting is above the
continuous current rating of the relay, DO NOT INCREASE THE CURRENT SLOWLY, since
this may damage the relay before it can operate. Instead, set the current level then suddenly
apply it. Two tests have to be performed for this particular protection function. These are
shown in Table 15.
Is HS1 (Trip) Is HS1 (No Trip)
1.1 x I 0.90 x I
Table 15 High set element sensitivity
The first test to be performed is at the higher current level, to check that the instantaneous
element operates.
CM
In Table 15,
factor matching amplitude
HS Is
I
1
=
Is HS1 is the high set setting which is in the cell [Is HS1] under the GROUP 1 DIFF
PROTECTION menu heading. The amplitude matching factor is used to compensate for a
mismatch in currents due to the line side current transformer ratios. This is found in the cell
[Match Factor HV] under the GROUP 1 SYSTEM CONFIG menu heading.
Inject 1.1 x I and ensure that the selected output relay operates.

For the second test it is important that the current is not applied for longer than one
second.
Inject 0.9 x I for one second and ensure that the selected output relay does not operate.
Repeat the above two tests for the two remaining elements of the HV side of the transformer
as shown in Table 10.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-33

6.4.1.4 High set element operating time
This test can only be performed if the test set can inject sufficient current into the relay to
cause the element to trip at the calculated application setting. Connect the relay so that
current can be injected through terminals D24 and D23, but in addition connect the relay
contacts for this protection function to both trip the test set and to stop a timer. Configure the
test set so that when the current is applied to the relay, the timer starts. Inject 3 x I into the
HV side A phase terminals D24 and D23. Check that the operating time for the relay is
within the range 10 ms to 15 ms.
Repeat this test for both of the remaining phases on the HV side, as shown in Table 10.
6.4.2 Differential through stability by primary injection
To check for through stability, it is preferable, especially for a new transformer installation to
simulate a through-fed external fault, by a real primary fault simulation. This is achieved by
placing a three-phase bolted short circuit on the downstream side of the LV CTs, and
energizing the HV winding from a three-phase medium voltage supply. Typically, the HV
winding is energized only from a voltage rated in the range 400 to 440 V, to limit the through
fault current. In such a through fault situation, the relay should not trip.
Note: The procedure for primary testing is not covered here, as it must respect
utility safety rules, permits to work, and sanctions for testing.
6.4.3 CT secondary wiring differential through stability test by secondary injection
Secondary injection can be used to verify settings. For a two-winding transformer, a fault
current flowing out of the LV side is simulated, with a balancing set of currents on one or two
phases flowing into the HV side. If all settings and CT orientations are correct, no trip should
occur, and minimal differential current are measured by the relay. For a relay with more than
two bias inputs (P643 and P645 models), the external fault injection must be repeated for
each additional set of CT inputs. For example, when a P643 is used to protect a
three-winding transformer, there should be an injection for a through-fed fault Terminal 1 CT
to Terminal 2 CT, then afterwards for Terminal 1 CT to Terminal 3 CT. When using a P643 to
protect a two-winding transformer or a P645, it should be checked in [HV CT Terminals], [LV
CT Terminals] and [TV CT Terminals] under the GROUP 1 SYSTEM CONFIG menu heading
which CT inputs are configured to each transformer winding. The injection of through-fed
faults is between CTs assigned to different transformer windings.
During these tests, disable all the current operated protection functions except the
differential protection. Make a note of all the functions that must be enabled after the
testing is completed. CM
6.4.3.1 Yy transformers and autotransformer
This test simulates current flowing through the transformer to an external fault.
Consider a two-winding transformer application, and that Terminal 1 CT (D23, D24) is
assigned to the HV winding and Terminal 5 CT (F11, F12) is assigned to the LV winding. A
fault current is injected, flowing out of phase A at Terminal 5 CT. The same zero sequence
filtering setting is applied for the HV and LV windings; therefore, if the current simulated is
1 pu out of Terminal 5 CT, the input current to balance at Terminal 1 CT is also 1 pu.
Connect the test equipment as shown in Figure 3 for a Yy0 transformer connection:
P64x/EN CM/A42 Commissioning

(CM) 10-34

MiCOM P642, P643, P645

P4250ENa
D24
D23
F12
F11
P645
I
A
= I
NOM
K
LV
/K
HV
0
I
A
= I
NOM
180

Figure 3 Test equipment connection for a Yy0 transformer
A single phase current equal to the CT secondary rating (1 A or 5 A) is simulated to flow
OUT on phase A, Terminal 5 CT. On an automatic test set, use I
NOM
180
o
.
To balance, a current is applied to one phase input at Terminal 1 CT. The magnitude should
be a current equal to (K
LV
/ K
HV
)

x

I
NOM
, and at a phase angle as shown below:

Terminal 5 CT
injected phase
LV current
terminal 5 CT
Terminal 1 CT
injected phase
HV current
terminal 1 CT
Yy0,
Autotrans
former
A I
NOM
180
o
A I
NOM
. K
LV
/ K
HV
0
o

Yy2 A I
NOM
180
o
C I
NOM
. K
LV
/ K
HV
180
o

Yy4 A I
NOM
180
o
B I
NOM
. K
LV
/ K
HV
0
o

Yy6 A I
NOM
180
o
A I
NOM
. K
LV
/ K
HV
180
o

Yy8 A I
NOM
180
o
C I
NOM
. K
LV
/ K
HV
0
o

Yy10 A I
NOM
180
o
B I
NOM
. K
LV
/ K
HV
180
o

CM
Table 16 Injected current for Yy ends
The amplitude matching factors K
HV
and K
LV
can be found in [Match Factor HV] and [Match
Factor LV] respectively under the GROUP 1 SYSTEM CONFIG menu heading.
Apply the fault currents for approximately one second. If end Terminal 1 CT and Terminal 5
CT are in the correct orientation no trip should occur. It is important to read the displayed
differential currents [IA Differential], [IB Differential] and [IC Differential] under
MEASUREMENT 3 menu heading to check that these measurements are low. These
measurements must show less than 0.1 pu (10%), to prove that a balance is achieved.
The reason that the differential currents must be read is that in certain busbar applications
the Idiff> trip threshold may be set higher than Inom, so that even an incorrect CT
connection would not cause a trip.
It is not necessary to repeat the injection for other phases, because their orientation has
already been checked in section 5.2.13, Current inputs.
Figure 4 shows the transformer connections for the configurations shown in Table 16.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-35


Figure 4 Yy transformer connections
6.4.3.2 Dy and Yd applications
This test simulates current flowing through the transformer to an external fault.
A fault current flowing out of the A phase on whichever winding is the star (wye) end is
injected. For a Dy configuration it is the LV side, for a Yd configuration it is the HV side. The
star winding phase A shares the same power transformer limb as two phases on the
opposite side, so that a two-phase current loop needs to be injected to achieve a balance.
For ease of injection, a single phase current equal to the CT secondary rating (1 A or 5 A) is
simulated to flow OUT on phase A of the wye end. On an automatic test set, use I
NOM
180
o
.
To balance, a current is applied to two phase CT inputs (delta side). Table 17 shows the
currents to be injected. The magnitude should be a current equal to [K
wye
/ (3.K
delta
)] x

I
NOM
,
and at the phase angles as shown below:
CM

Star end
injected
phase
Current (Star)
Delta side
injected
loop
Current
Dy1 or
Yd11
A I
NOM
180
o
A-C
I
A
= I
NOM
. K
WYE
/ 3K
DELTA
0
o
I
C
= I
NOM
. K
WYE
/ 3K
DELTA
180
o

Dy3 or
Yd9
A I
NOM
180
o
C-B
I
C
= I
NOM
. K
WYE
/ 3K
DELTA
0
o
I
B
= I
NOM
. K
WYE
/ 3K
DELTA
180
o

Dy5 or
Yd7
A I
NOM
180
o
A-B
I
A
= I
NOM
. K
WYE
/ 3K
DELTA
0
o
I
B
= I
NOM
. K
WYE
/ 3K
DELTA
180
o

Dy7 or
Yd5
A I
NOM
180
o
A-C
I
A
= I
NOM
. K
WYE
/ 3K
DELTA
0
o
I
C
= I
NOM
. K
WYE
/ 3K
DELTA
180
o

Dy9 or
Yd3
A I
NOM
180
o
B-C
I
B
= I
NOM
. K
WYE
/ 3K
DELTA
0
o
I
C
= I
NOM
. K
WYE
/ 3K
DELTA
180
o

Dy11
or Yd1
A I
NOM
180
o
A-B
I
A
= I
NOM
. K
WYE
/ 3K
DELTA
0
o
I
B
= I
NOM
. K
WYE
/ 3K
DELTA
180
o

Table 17 Injected current for delta-star ends
P64x/EN CM/A42 Commissioning

(CM) 10-36

MiCOM P642, P643, P645

CM
pment as shown in Figure 5. For a Yd1 configuration, connect the test equi

Figure 5 Test equipment connection for a Yd1 transformer
The am tch Factor HV] and [Match
Factor LV] under the GROUP 1 SYSTEM CONFIG menu heading
eturning back through the
ct orientation no trip should occur. It is important to read the displayed
e 5, the following current distribution
plitude matching factors K
wye
and K
delta
can be found in [Ma
The delta side loop current may be applied as two separate current outputs from a test set,
or one current looped out through the first phase specified, and r
latter phase input.
Apply the fault currents for approximately one second. If end Terminal 1 CT and Terminal 5
CT are in the corre
differential currents [IA Differential], [IB Differential] and [IC Differential] under the
MEASUREMENT 3 menu heading to check that these measurements are low. These
measurements must show less than 0.1 p.u. (10%), to prove that a balance is achieved.
It is not necessary to repeat the injection for other phases, because their orientation has
already been checked in section 5.2.13, Current inputs.
Figure 6 shows a Yd9 transformer with the current distribution for an AN external fault on the
Y side of the transformer. During the test shown in Figur
occurs in the P64x.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-37


Figure 6 Yd9 configuration AN external fault current distribution
Figure 7 shows the transformer connections for the configurations shown in Table 17.

CM
Figure 7 Yd transformer connections
P64x/EN CM/A42 Commissioning

(CM) 10-38

MiCOM P642, P643, P645

CM
6.4.3.3 Dd applications
This test simulates current flowing through the transformer to an external fault.
In many such applications, there may be in-zone earthing transformers, so it is easier to
simulate an external phase-phase fault, to avoid simulating a zero sequence current. If
Terminal 1 CT is assigned to the HV end and Terminal 5 CT to the LV end, and the current
simulated is 1 pu out of Terminal 5 CT, the input current to balance at Terminal 1 CT is easy
to determine. In the simplest application of a Dd0 transformer, an A-B fault is simulated
flowing out of the LV side, fed by an A-B loop input on the HV side.
For ease of injection, a loop current equal to the CT secondary rating (1 A or 5 A) is
simulated to flow OUT on phase A, Terminal 5 CT, and looping back through phase B,
Terminal 5 CT. On an automatic test set, use I
NOM
180
o
. Because four-phase CT inputs to
the relay are energized at once, it is necessary that the test set output current for this LV
side is set as a single phase but looping through two phase CT inputs.
To balance, a loop current is applied at Terminal 1 CT (the HV winding). The magnitude
should be a current equal to (K
LV
/K
HV
)

x

I
NOM
, and at a phase angle as shown below. The test
set is configured to generate only one single phase output for this winding, looped through
two phase CT inputs. Therefore in total, the output requirements can be satisfied by a test
set typically having only up to three current outputs.

Terminal 5 CT
injected phase
LV current
terminal 5 CT
Terminal 1 CT
injected phase
HV current
terminal 1 CT
Dd0 A-B I
NOM
180
o
A-B I
NOM
. K
LV
/ K
HV
0
o

Dd2 A-B I
NOM
180
o
C-B I
NOM
. K
LV
/ K
HV
0
o

Dd4 A-B I
NOM
180
o
C-A I
NOM
. K
LV
/ K
HV
0
o

Dd6 A-B I
NOM
180
o
B-A I
NOM
. K
LV
/ K
HV
0
o

Dd8 A-B I
NOM
180
o
B-C I
NOM
. K
LV
/ K
HV
0
o

Dd10 A-B I
NOM
180
o
A-C I
NOM
. K
LV
/ K
HV
0
o

Table 18 Current injected for Dd ends
The amplitude matching factors K
HV
and K
LV
can be found in [Match Factor HV] and [Match
Factor LV] respectively under the GROUP 1 SYSTEM CONFIG menu heading.
For the Dd0 configuration, connect the test equipment as shown in Figure 8.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-39

P4255ENa
D24
D23
F14
F11
P645
I = I
NOM
K
LV
/K
HV
0
I = I
NOM
0
F13
F12
D26
D25

Figure 8 Test equipment connection for a Dd0 transformer
Apply the fault currents for approximately one second. If end Terminal 1 CT and Terminal 5
CT are in the correct orientation no trip should occur. It is important to read the displayed
differential currents [IA Differential], [IB Differential] and [IC Differential] under the
MEASUREMENT 2 menu heading to check that these measurements are low. These
measurements must show less than 0.1 p.u. (10%), to prove that a balance is achieved.
It is not necessary to repeat the injection for other phases, because their orientation has
already been checked in section 5.2.13, Current inputs.
Figure 9 shows the transformer connections for the configurations shown in Table 18.
A
B
C
a
b
c
a
b
c
a
b
c
A
B
C
a
b
c
a
b
c
a
b
c
A
B
C
a
b
c
a
b
c
a
b
c
A
B
C
a
b
c
a
b
c
a
b
c
A
B
C
a
b
c
a
b
c
a
b
c
A
B
C
a
b
c
a
b
c
a
b
c
Dd0 Dd2
Dd4 Dd6
Dd8
Dd10
P4256ENa

CM
Figure 9 Dd transformer connections
P64x/EN CM/A42 Commissioning

(CM) 10-40

MiCOM P642, P643, P645

6.4.4 Low set element bias characteristic
This test checks the low set element bias characteristic. The relay has a three slope bias
characteristic, therefore this test is performed at three points on the bias curve, one at 0%
slope, at 30% slope, and at 80% slope, corresponding with bias currents of 0.4 p.u., 0.8 p.u.,
and 1.5 p.u. respectively.
If three LEDs have been assigned to give phase segregated trip information, Idiff Trip A, IDiff
Trip B and IDiff Trip C (DDB 899, 900, 901), these may be used to indicate correct per-phase
operation. If not, monitor options need to be used (see the next paragraph).
Go to the COMMISSION TESTS column in the menu, scroll down and change cells [0F07:
Monitor Bit 1] to 899, [0F08: Monitor Bit 2] to 900 and [0F09: Monitor Bit 3] to 901. Cell
[0F05: Test Port Status] will now appropriately set or reset the bits that now represent Phase
A Trip (DDB 899), Phase B Trip (DDB 900) and Phase C Trip (DDB 901) with the rightmost
bit representing Phase A Trip. From now on, monitor the indication of [0F05: Test Port
Status].
It is important in this case that the injected currents are 180 out of phase. Connect the relay
to the test equipment as shown in Figure 10

Figure 10 Low set element bias characteristic test equipment connection
CM
In total, six tests should be performed, one to cause the relay to trip and one to not cause the
relay to trip, for the three sections of the bias curve. From Table 19, select the appropriate
current values for each test, depending upon the setting and rating of the relay. Using the
equations below, calculate the current values to apply to the relay, (I1 and I2). In all cases
the current should be applied for no longer than one second, and should be within 5% of
the calculated values.
1
1 '
1
CT
K
I
I =

2
2 '
2
CT
K
I
I =


0% K1 = 30% K2 = 80%
Trip No trip Trip No trip Trip No trip
In
(amps)
Is1
(pu)
I1 I2 I1 I2 I1 I2 I1 I2 I1 I2 I1 I2
1 0.2 0.51 0.29 0.49 0.31 0.94 0.67 0.91 0.69 1.89 1.12 1.82 1.19
5 0.2 2.55 1.45 2.45 1.55 4.7 3.35 4.55 3.45 9.45 5.6 9.1 5.95
Table 19 Low set element bias characteristic test
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-41

6.4.5 Second-harmonic blocking
This test checks that the second harmonic blocking is functioning, and it requires a current
source capable of generating second-harmonic current. Once enabled, it blocks the low set
differential element if the percentage of second harmonic over fundamental component per
phase basis exceeds the setting Ih(2)%>.
To run the test, proceed as follows:
1. Connect two current test sources to one phase of any current bias input. Figure 11
shows the current sources connected to A phase of current bias input 1:

Figure 11 Second harmonic test
2. Inject 4 x I of fundamental current, where:
1
1
CT
s
K
I
I =
Is1 is the low set setting, K
CT1
is the Terminal 1 CT amplitude matching factor which is
used to compensate for a mismatch in currents due to the line side current transformer
ratios. This is found in the cell [Match Factor HV] under the GROUP 1 SYSTEM
CONFIG menu heading.
CM
3. Ensure that Id Bias Trip A [DDB 909] asserts.
4. Apply and ramp second-harmonic current to dropout the low set differential element.
5. Turn on the second current source for second-harmonic current (120 Hz if Frequency =
60 and 100 Hz if Frequency = 50). Starting at zero current, slowly increase the
magnitude of this second current source until Id Bias Trip A [DDB 909] resets.
6. Note the value of the applied current from the second test source. The current from the
second-harmonic source is shown by:
Second harmonic current =
100
)% 2 ( Ih
fundamental current 10%
P64x/EN CM/A42 Commissioning

(CM) 10-42

MiCOM P642, P643, P645

6.4.6 Fifth-harmonic blocking
This test checks that the fifth-harmonic blocking is functioning, and it requires a current
source capable of generating fifth-harmonic current. Once enabled, it blocks the low set
differential element if the percentage of second harmonic over fundamental component per
phase basis exceeds the setting Ih(5)%>.
Connect two current test sources to one phase of any current bias input. Figure 12 shows
the current sources connected to current bias input 1.
Fifth harmonic current
P4259ENa
Fundamental current
D24
D23
P64x

Figure 12 Fifth-harmonic
Inject 4 x I of fundamental current, where:
1
1
CT
s
K
I
I =
Is1 is the low set setting. K
CT1
is the Terminal 1 CT amplitude matching factor which is used
to compensate for a mismatch in currents due to the line side current transformer ratios.
This is found in the cell [Match Factor HV] under the GROUP 1 SYSTEM CONFIG menu
heading. Ensure that Id Bias Trip A [DDB 909] asserts.
CM
Apply and ramp fifth-harmonic current to dropout the low-set differential element. Turn on the
second current source for fifth-harmonic current (300 Hz if Frequency = 60, 250 Hz if
Frequency = 50). Starting at zero current, slowly increase the magnitude of this second
current source until Id Bias Trip A [DDB 909] resets. Note the value of the applied current
from the second test source. The current from the fifth-harmonic source is given by:
Fifth harmonic current =
100
)% 5 ( Ih
fundamental current % 10
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-43

6.5 Restricted earth fault setting checks
6.5.1 Checking REF sensitivity
These tests are performed on a per-winding basis, for all elements (REF HV, REF LV,
REF TV) that are used in the application. The tripping sensitivity for the REF differential
protection of one winding with a single end infeed is given by:
factor scaling
set Is1 n
= I
n Is1 set: HV, LV, TV REF setting
Scaling factor = Neutral CTR / Line CTR
Apply a current slightly less than I to the I
Y
(HV) CT input. Observe that no trip should occur,
and the red Trip LED remains OFF.
Ramp up the current until a trip occurs and the Trip LED switches ON.
Record the current at which the relay tripped. The measured current should be within 10%
of the HV Is1 setting.
Note: If the REF provides low-impedance balanced earth fault protection for a
delta winding, there is no I
Y
input connected. In such cases, inject instead
into the A phase CT input for the winding concerned. It may also be
necessary to disable temporarily other protection elements that may trip,
to view only the REF operation.
Repeat the REF tests for each winding where it is implemented.
6.5.2 Checking REF through stability by primary injection
Where REF is providing low-impedance balanced earth fault protection for delta windings, no
additional testing is required. This is because no I
Y
CT input is connected, and all phase CT
orientations have already been proven to be in the same sense for the differential protection.
In all applications to protect grounded star (wye) windings, it is not possible to prove that all
CT inputs have the correct directionality, without a primary injection test.
To check for through stability, it is important, especially for a new transformer installation to
simulate a through-fed external earth fault, by a primary fault simulation. This is achieved by
temporarily shorting the entire A-phase winding to the star point, and then circulating fault
current in a loop through the A-phase CT primary, the short, and the I
Y
CT primary. In such a
through-fault situation, the relay should not trip.
Note: The procedure for primary testing is not covered here because it must
respect utility safety rules, permits to work and sanctions for testing.
It is important that the primary injection test is undertaken for the REF function,
because even stability with loadflow cannot be used as a test of REF stability. While
balanced load is flowing, there is no way of knowing whether the star point-ground CT
is correctly oriented. Therefore an installation might falsely appear correct on-load
until there is an external earth fault on the system, and a maloperation could occur.
CM
P64x/EN CM/A42 Commissioning

(CM) 10-44

MiCOM P642, P643, P645

6.6 Overflux protection
The overflux protection has five independent elements, one is used to give an alarm
indication and the other four are used to cause a trip.
6.6.1 Overflux alarm sensitivity
The one-phase PT is associated with the winding 2 overfluxing element, and the three-phase
PT is associated with the winding 1 overfluxing element.
1. Configure the equipment so that an AC voltage (any phase-phase pair may be used)
can be applied to terminals F4 and F3, starting a timer when the voltage is applied, and
stopping the timer when the output relay energizes.
2. Configure an output relay in the PSL as W1 V/Hz> Alarm [DDB 501]. For a duration
greater than the time set in the cell [V/Hz Alarm Delay], found in the GROUP 1
OVERFLUXING menu heading, Volts/Hz W1 sub-heading, apply a voltage of:
0.95 f Set Alm V/Hz = V
to terminals F4 and F3, where V/Hz Alm Set is found in the GROUP 1 OVERFLUXING
menu heading, Volts/Hz W1 sub-heading, and f is the system frequency.
3. Ensure that the selected output relay does not energize.
4. Apply a voltage of:
1.05 f Set Alm V/Hz = V
to terminals F4 and F3 and ensure that the selected output relay does energize and that
the time is within 20% of the time set in the cell [V/Hz Alarm Delay], found in the
GROUP 1 OVERFLUXING menu heading, Volts/Hz W1 sub-heading.
5. Repeat the same test for the W2 V/Hz> Alarm [DDB 503] if applicable.
6.6.2 Overflux trip sensitivity
The first stage overfluxing element can be either definite time (DT) or inverse minimum
definite time (IDMT). This will be found under the GROUP 1 OVERFLUXING menu heading,
Volts/Hz W1 sub-heading. If the cell [V/Hz>1 Function] is set to DT, operation of the output
relay should occur in t 20%, where t is the value in the cell [V/Hz>1 Delay] which is also
found in the GROUP 1 OVERFLUXING menu heading, Volts/Hz W1 sub-heading.
If the cell [V/Hz>1 Function] is set to IDMT, operation should occur in:
CM
2
1
Set Trip 1 > V/Hz
V/Hz
TMS Trip 1 > V/Hz


= t
This characteristic is plotted on the graph shown in Figure 13.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-45

O
p
e
r
a
t
i
n
g

t
i
m
e

(
S
)

Figure 13 IDMT overfluxing protection characteristic
For a duration greater than the time t calculated from the equation above, apply a voltage of:
0.95 f Set Trip 1 V/Hz > = V

where V/Hz>1 Trip Set is found in the GROUP 1 OVERFLUXING menu heading, Volts/Hz
W1 sub-heading and f is the system frequency. Ensure that the selected output relay does
not energize.
Next, apply a voltage of:
1.05 f Set Trip V/Hz = V

then confirm that the selected output relay does energize and the time is within 20% of the
time t above.
CM
6.7 Backup phase overcurrent protection
The overcurrent protection function > 1 element should be tested.
To avoid spurious operation of any other protection elements, all protection elements except
the overcurrent protection should be disabled for the duration of the overcurrent element
tests. This is done in the relays CONFIGURATION column. Make a note of which elements
need to be re-enabled after testing.
6.7.1.1 Connect the test circuit
Determine which output relay has been selected to operate when a > 1 trip occurs by
viewing the relays programmable scheme logic.
The programmable scheme logic can only be changed using the appropriate software. If this
software is not available, the default output relay allocations are still applicable.
If the trip outputs are phase-segregated (a different output relay allocated for each phase),
the relay assigned for tripping on A phase faults should be used.
If stage 1 is not mapped directly to an output relay in the programmable scheme logic, output
relay 3 (H5 - H6 in the 60TE case and L5 - L6 in the 80TE case) should be used for the test
as relay 3 initiates the trip LED.
P64x/EN CM/A42 Commissioning

(CM) 10-46

MiCOM P642, P643, P645

CM
HV Three Pole Tripping DDB 960: HV > 1 Trip
HV Single Pole Tripping DDB 961: HV > 1 Trip A
DDB 962: HV > 1 Trip B
DDB 963: HV > 1 Trip C
LV Three Pole Tripping DDB 976: LV > 1 Trip
LV Single Pole Tripping DDB 977: LV > 1 Trip A
DDB 978: LV > 1 Trip B
DDB 979: LV > 1 Trip C
TV Three Pole Tripping DDB 992: TV > 1 Trip
TV Single Pole Tripping DDB 993: TV > 1 Trip A
DDB 994: TV > 1 Trip B
DDB 995: TV > 1 Trip C
For details of the associated terminal numbers refer to the external connection diagrams in
chapter P64x/EN IN.
1. Connect the output relay so that its operation will trip the test set and stop the timer.
2. Connect the current output of the test set to the HV-A phase current transformer input of
the relay to test the HV I > 1 Trip.
3. Connect the current output of the test set to the LV-A phase current transformer input of
the relay to test the LV I > 1 Trip.
4. Connect the current output of the test set to the TV-A phase current transformer input of
the relay to test the TV I > 1 Trip.
5. Ensure that the timer starts when the current is applied to the relay.
6.7.1.2 Perform the test
1. Ensure that the timer is reset.
2. Apply a current of twice the setting in cell [3504: GROUP 1 OVERCURRENT, HV
WINDING, I > 1 Current Set] to the relay and note the time displayed when the timer
stops.
3. Check the red trip LED and yellow alarm LED come on when the relay operates.
4. Check Alarms/Faults Present - Started Phase A, Tripped Phase A, Overcurrent HV
Start I > 1, Overcurrent HV Trip I > 1 is on the display.
5. Reset all alarms. Note, the trip LED is initiated from operation of relay 3.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-47

6.7.1.3 Check the operating time
Check that the operating time recorded by the timer is within the range shown in Table 20.
Note: Except for the definite time characteristic, the operating times shown in
Table 20 are for a time multiplier or time dial setting of 1. Therefore, to
obtain the operating time at other time multiplier or time dial settings, the
time shown in Table 20 must be multiplied by the setting of cell [3506:
GROUP 1 OVERCURRENT, HV WINDING, > 1 TMS], [3526: GROUP 1
OVERCURRENT, LV WINDING, > 1 TMS] or [3546: GROUP 1
OVERCURRENT, TV WINDING, > 1 TMS] for IEC and UK
characteristics or cell [3507: GROUP 1 OVERCURRENT, Time Dial],
[3527: GROUP 1 OVERCURRENT, LV WINDING, > 1 Time Dial] or
[3547: GROUP 1 OVERCURRENT, TV WINDING, > 1 Time Dial] for
IEEE and US characteristics.
Also, for definite time and inverse characteristics there is an additional delay of up to 0.02
seconds and 0.08 seconds respectively that may need to be added to the relays acceptable
range of operating times.
For all characteristics, allowance must be made for the accuracy of the test equipment being
used.
Operating time at twice current setting and
time multiplier/time dial setting of 1.0
Characteristic
Nominal
(seconds)
Range (seconds)
DT
[3505: >1 Time
Delay] setting
Setting 5%
IEC S Inverse 10.03 9.53 - 10.53
IEC V Inverse 13.50 12.83 - 14.18
IEC E Inverse 26.67 25.34 28
UK LT Inverse 120.00 114.00 - 126.00
IEEE M Inverse 3.8 3.61 - 3.99
IEEE V Inverse 7.03 6.68 - 7.38
IEEE E Inverse 9.52 9.04 - 10
US Inverse 2.16 2.05 - 2.27
US ST Inverse 12.12 11.51 - 12.73
CM
Table 20 Characteristic operating times for HV I>1, LV I> and TV I>
On completion of the tests, any protection elements that were disabled for testing purposes
must have their original settings restored in the CONFIGURATION column.
6.8 Thermal Overload protection
Consider a two winding transformer, with the thermal element monitoring the bias current.
First, calculate the full load current through the HV winding and LV winding. The reference
power and the nominal voltage of each winding should be considered.
HV
ref
HV
Vnon 3
S
FLC

=
LV
ref
LV
Vnon 3
S
FLC

=
Where:
S
ref
= reference power given in the setting cell Ref Power S.
V
nonHV
= HV nominal voltage given in the setting cell HV Nominal.
P64x/EN CM/A42 Commissioning

(CM) 10-48

MiCOM P642, P643, P645

V
nonLV
= LV nominal voltage given in the setting cell LV Nominal.
A spreadsheet showing the theoretical operating time of the thermal element can be
provided on request. If the monitored winding is the bias current, the Ku factor required in
the spreadsheet is calculated as follows:
IB 2
FLC
I
FLC
I
K
LV
LV
HV
HV
u

+
=
Where:
I
HV
= current flowing through the HV winding (this is the current to be injected through the CT
assigned to the HV winding)
I
LV
= current flowing through the LV winding (this is the current to be injected through the CT
assigned to the LV winding)
IB = rated load in pu
K
u
= ratio of ultimate load to rated load

Report the following measurements:
Top oil temperature at tripping:____________________
Hottest spot temperature at tripping:____________________
Thermal model operating time (spreadsheet):____________________
Operating time recorded by the test equipment:____________________
Error - top oil operating time:____________________
Error - hottest spot operating time:____________________
When the operating time of the top oil element is tested, set the hottest spot element
operating time delay high enough to avoid any interference. When the operating time of the
hottest spot element is tested, set the top oil element operating time delay high enough to
avoid any interference.
If the monitor winding is set as either HV winding or LV winding, then K
u
is calculated as
follows:
CM

IB IFLC
I
K
HV
HV
u

=
IB IFLC
I
K
LV
LV
u

=
6.9 Current Transformer Supervision
Under configuration only enable the differential and supervision elements. Consider the
following CTS settings:
Parameter Setting
Diff CTS Enabled
CTS Status Restrain
CTS Time Delay 2.000 s
CTS I1 10.00%
CTS I2/I1>1 20.00%
CTS I2/I1>2 40.00%

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-49

Consider a two winding transformer and that a P642 is being used. Inject full load current in
inputs 1 and 2 simulating a load condition.
prim
HV
1 CT
al min HVno 3
HVrating
In FLC

=

prim
LV
2 CT
al min LVno 3
LVrating
In FLC

=

Where:
HV rating = HV power
LV rating = LV power
HV nominal = HV nominal voltage
LV nominal = LV nominal voltage
CT1prim = CT1 nominal primary current
CT2prim = CT2 nominal primary current
In = CT nominal secondary current
Inject balance current in current input 1.
Ia = FLCHV In 0
Ib = FLCHV In -120
Ic = FLCHV In 120
Inject balance current in current input 2:
Ia = FLCLV In 210
Ib = FLCLV In 90
Ic = FLCLV In 330
Notice that the differential element does not trip because a load condition is being simulated.
To simulate a problem in the A phase wiring, suddenly decrease to zero the A phase current
of current input 1:
Ia = 0 0
CM
Ib = FLCHV In -120
Ic = FLCHV In 120
Note that the CT fail alarm is asserted, and the differential function is blocked.
Measure current input 1 positive and negative sequence currents from the Measurement 1
column. The I2/I1 ratio should be 40%.
I1-1 Magnitude: __________________
I2-1 Magnitude: __________________
I2/I1 CT1 ratio: __________________
Sufficient positive sequence current is flowing through the current inputs 1 and 2 (the
threshold is 0.1 In). No inrush condition is present and the Inhibit CTS signal is low. As a
result, the Is1 setting is increased to Is-CTS.
Measure the differential current and bias current from the Measurement 3 column:
Ia bias = __________________ Ia diff = __________________
Ib bias = __________________ Ib diff = __________________
Ic bias =__________________ Ic diff = __________________
P64x/EN CM/A42 Commissioning

(CM) 10-50

MiCOM P642, P643, P645

CM
differ tial ch racteri nction Localize these points within the en a stic. Note that the differential fu
did not trip because the Is1 setting has been increased to Is-CTS.

Figure 14 CTS Differential characteristic
Suddenly in o to 4 FLCHV In:
will trip. Record the differential and bias measurements and localize
Ia diff = __________________
6.10
onitoring default settings.
crease the A phase current from zer
Ia = 4 FLCHV In 0
Ib = FLCHV In -120
Ic = FLCHV In 120
The differential element
these points in the differential characteristic.
Ia bias = __________________
Ib bias = __________________ Ib diff = __________________
Ic bias = __________________ Ic diff = __________________
Through fault monitoring
Consider the through fault m
Parameter Setting
Throu Enabled gh Fault
Monitored Input HV
TF I> Trigger 3.850 pu
TF I2t> Alarm 100 pu

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-51

The I
2
t is described as follows:
2 FLC
x
1
t I
2
2

=
Where:
X = transformer reactance, which would limit the through fault current flowing through the
transformer
FLC = full load current of the winding being monitored. To calculate this current use the
winding power rating and nominal voltage.
2 = maximum duration limit in seconds for the worst case of mechanical duty
If the reactance is 10% and the I2t> Alarm is 100 pu, then at 10 times FLC, the through fault
alarm should be asserted. The test equipment should register the time elapsed from the
beginning of the injection to the assertion of the alarm as 2 s. When a current less than the
maximum through fault current flows, the time required by the alarm to be asserted is as
follows:
2
2
I
2
X
1
t

=
Where:
I = current flowing through the monitored winding in pu
Inject 4 A in current input 1:
Ia = 4 In 0
Ib = 4 In -120
Ic = 4 In 120
After 2 s approximately from the beginning of the injection, a through fault alarm is
generated. A through fault event is generated as soon as the current through the monitor
winding is above TF I> Trigger. To monitor the time, wire the relay output 4 to an input in the
test equipment.
CM
Time registered by the test equipment: __________________
IA peak: __________________
IB peak: __________________
IC peak: __________________
I2t A phase: __________________
I2t B phase: __________________
I2t C phase: __________________
P64x/EN CM/A42 Commissioning

(CM) 10-52

MiCOM P642, P643, P645

7. ON-LOAD CHECKS
The following on-load measuring checks ensure the external wiring to the current and
voltage inputs is correct but can only be carried out if there are no restrictions which prevent
energizing the plant being protected.
Remove all test leads and temporary shorting leads, and replace any external wiring
that has been removed to allow testing.
If any of the external wiring had to be disconnected from the relay to perform any of the
foregoing tests, make sure that all connections are restored according to the relevant
external connection or scheme diagram.
7.1 Voltage connections
Using a multimeter, measure the voltage transformer secondary voltages to ensure
they are correctly rated. Check that the system phase rotation is correct using a
phase rotation meter.
Compare the values of the secondary phase voltages with the relays measured values,
which can be found in the MEASUREMENTS 1 menu column.
If cell [0D02: MEASURET SETUP, Local Values] is set to Secondary, the values displayed
on the relay LCD or a portable PC connected to the front EIA(RS)232 communication port
should be equal to the applied secondary voltage. The values should be within 1% of the
applied secondary voltages. However, an additional allowance must be made for the
accuracy of the test equipment being used.
If cell [0D02: MEASURET SETUP, Local Values] is set to Primary, the values displayed
should be equal to the applied secondary voltage multiplied the corresponding voltage
transformer ratio set in the CT & VT RATIOS menu column (seeTable 21). Again, the
values should be within 1% of the expected value, plus an additional allowance for the
accuracy of the test equipment being used.
Voltage
Cell in MEASUREMENTS 1
Column (02)
Corresponding VT ratio
(in VT and CT RATIO
Column (0A) of Menu)
V
AB
[029C: VAB Magnitude]
V
BC
[029E: VBC Magnitude]
V
CA
[02A0: VCA Magnitude]
V
AN
[028F: VAN Magnitude]
V
BN
[0291: VBN Magnitude]
V
CN
[0293: VCN Magnitude]
[0A03: Main VT Primary]
[0A04: Main VT Secy]
V
X
[0295: V Measured Mag]
[0A07: V
X
VT Primary]
[0A08: V
X
VT Secy]
CM
Table 21 Measured voltages and VT ratio settings
7.2 Current connections
Measure the current transformer secondary values for each input using a multimeter
connected in series with corresponding relay current input.
Check that the current transformer polarities are correct by measuring the phase angle
between the current and voltage, either against a phase meter already installed on site and
known to be correct or by determining the direction of power flow by contacting the system
control center.
Ensure the current flowing in the neutral circuit of the current transformers is negligible.
Compare the values of the secondary phase currents and phase angle with the relays
measured values, which can be found in the MEASUREMENTS 1 menu column.
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-53

CM
utral fault.
This can be achieved by temporarily disconnecting one or two of the line
Check that the A/
A/B/C Bias curre
negative phase se ater than expected for the
al to the applied secondary current. The values should be within 1% of the
IOS menu column (see Table 10). Again the
y not be possible to check the relays measured
values as the neutral current will be almost zero.
Note: Under normal load conditions the earth fault function measures little or no
current. It is therefore necessary to simulate a phase-to-ne
current transformer connections to the relay and shorting the terminals of
these current transformer secondary windings.
B/C Differential currents measured on the relay are less than 10% of the
nts, see the MEASUREMENTS 3 menu. Check that the 2 Magnitude
quence current measured by the relay is not gre
particular installation, see the MEASUREMENTS 1 menu. Check that the active and
reactive power measured by the relay are correct, see the Measurements 2 menu. The
power measurement modes are described in the Measurements and Recording chapter,
P64x/EN MR.
If cell [0D02: MEASURET SETUP, Local Values] is set to Secondary, the current displayed
on the relay LCD or a portable PC connected to the front EIA(RS)232 communication port
should be equ
applied secondary currents. However, an additional allowance must be made for the
accuracy of the test equipment being used.
If cell [0D02: MEASURET SETUP, Local Values] is set to Primary, the current displayed
should be equal to the applied secondary current multiplied by the corresponding current
transformer ratio set in the CT & VT RAT
values should be within 10% of the expected value, plus an additional allowance for the
accuracy of the test equipment being used.
Note: If the relay is applied with a single dedicated current transformer for the
earth fault function, it ma
P64x/EN CM/A42 Commissioning

(CM) 10-54

MiCOM P642, P643, P645

8. FINAL CHECKS
The tests are now complete.
Remove all test or temporary shorting leads. If it has been necessary to disconnect
any of the external wiring from the relay to perform the wiring verification tests, make
sure all connections are replaced according to the relevant external connection or
scheme diagram.
Ensure that the relay is restored to service by checking that cell [0F0F: COMMISSIONING
TESTS, Test Mode] is set to Disabled.
If the relay is in a new installation, the thermal memory, transformer loss of life and
overfluxing elements may be reset if required. These elements may be reset under the
MEASUREMENTS 3 menu heading. If the required access level is not active, the relay
prompts for a password so that the setting change can be made.
If the menu language was changed to allow accurate testing, it should now be restored to the
customers preferred language.
If an MMLG test block is installed, remove the MMLB01 test plug and replace the MMLG
cover so that the protection is put into service.
Ensure that all event records, fault records, disturbance records, alarms and LEDs have
been reset before leaving the relay.
If applicable, replace the secondary front cover on the relay.
CM
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-55

CM
9. COMMISSIONING TEST RECORD

Date: Engineer:
Station: Circuit:
System Frequency: Hz
VT Ratio: / V CT Ratio (tap in use): / A

Front Plate Information
Transformer protection relay MiCOM P64
Model number
Serial number
Rated current In 1 A 5 A
Rated voltage Vn
Auxiliary voltage Vx

Test Equipment Used
This section should be completed to allow future identification of protective devices that have
been commissioned using equipment that is later found to be defective or incompatible but
may not be detected during the commissioning procedure.

Overcurrent test set
Model:
Serial No:

Phase angle meter
Model:
Serial No:

Phase rotation meter
Model:
Serial No:

Insulation tester
Model:
Serial No:

Setting software:
Type:
Version:





P64x/EN CM/A42 Commissioning

(CM) 10-56

MiCOM P642, P643, P645


Have all relevant safety instructions been
followed?
Yes No

5. PRODUCT CHECKS
5.1 With the relay de-energized
5.1.1 Visual inspection
Relay damaged? Yes No
Rating information correct for installation? Yes No
Case earth installed? Yes No

5.1.2 Current transformer shorting contacts close?
Yes No
Not checked
5.1.3 Insulation resistance > 100 M at 500 V dc
Yes No
Not tested
5.1.4 External wiring
Wiring checked against diagram? Yes No
Test block connections checked?
Yes No
N/A

5.1.5 Watchdog contacts (auxiliary supply off)

Terminals 11 and 12 Contact closed?
Contact resistance
Yes No
Not
measured
Terminals 13 and 14 Contact open? Yes No

5.1.6 Measured auxiliary supply V ac/dc

5.2 With the relay energized
5.2.1 Watchdog contacts (auxiliary supply on)
Terminals 11 and 12 Contact open? Yes No

Terminals 13 and 14 Contact closed?
Contact resistance
Yes No
Not
measured

5.2.2 LCD front panel display
LCD contrast setting used

5.2.3 Date and time
Clock set to local time? Yes No

Time maintained when auxiliary supply
removed?
Yes No

CM
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-57

CM
5.2.4 Light emitting diodes
Relay healthy (green) LED working? Yes No
Alarm (yellow) LED working? Yes No
Out of service (yellow) LED working? Yes No
Trip (red) LED working? Yes No

All 8 (P642), 18 (P643/5) programmable LEDs
working?
Yes No

5.2.5 Field supply voltage
Value measured between terminals 7 and 9 V dc
Value measured between terminals 8 and 10 V dc


5.2.6 Input opto-isolators

Opto input 1 working? Yes No
Opto input 2 working? Yes No
Opto input 3 working? Yes No
Opto input 4 working? Yes No
Opto input 5 working? Yes No
Opto input 6 working? Yes No
Opto input 7 working? Yes No
Opto input 8 working? Yes No
Opto input 9 working?
Yes No
N/A
Opto input 10 working?
Yes No
N/A
Opto input 11 working?
Yes No
N/A
Opto input 12 working?
Yes No
N/A
Opto input 13 working?
Yes No
N/A
Opto input 14 working?
Yes No
N/A
Opto input 15 working?
Yes No
N/A
Opto input 16 working?
Yes No
N/A
Opto input 17 working?
Yes No
N/A
Opto input 18 working?
Yes No
N/A
P64x/EN CM/A42 Commissioning

(CM) 10-58

MiCOM P642, P643, P645

CM
Opto input 19 working?
Yes No
N/A
Opto input 20 working?
Yes No
N/A
Opto input 21 working?
Yes No
N/A
Opto input 22 working?
Yes No
N/A
Opto input 23 working?
Yes No
N/A
Opto input 24 working?
Yes No
N/A
Opto input 25 working?
Yes No
N/A
Opto input 26 working?
Yes No
N/A
Opto input 27 working?
Yes No
N/A
Opto input 28 working?
Yes No
N/A
Opto input 29 working?
Yes No
N/A
Opto input 30 working?
Yes No
N/A
Opto input 31 working?
Yes No
N/A
Opto input 32 working?
Yes No
N/A

5.2.7 Output relays

Relay 1 working?
Contact resistance
Yes No
Not
measured

Relay 2 working?
Contact resistance
Yes No
Not
measured

Relay 3 working?
Contact resistance
Yes No
Not
measured

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-59

CM

sistance (N/C)
(N/O)
Relay 4 working?
Contact re

Yes No
Not
red measu


Not
measured

Relay 5 working?
Contact resistance (N/C)
(N/O)
Yes No
Not
red measu
Not
red measu

Relay 6 working?
Contact resistance (N/C)
(N/O)
Yes No
Not
measu

red
Not
red measu

Relay 7 working?
sistance (N/C)
(N/O)
Contact re
Yes No
Not
measured
Not
measured


Relay 8 working?
Contact resistance (N/C)
(N/O)

Yes No
N/A
Not
red measu
Not
red measu

Relay 9 working?

sistance Contact re
Yes No
N/A
Not
measured

Relay 10 working?

Contact resistance
Yes No
N/A
Not
measured


sistance (N/C)
(N/O)
Relay 11 working?

Contact re
Yes No
N/A
Not
measu

red
Not
measured

Relay 12 working?
Contact resistance (N/C)
(N/O)


Yes No
N/A
Not
measured
Not
measured
P64x/EN CM/A42 Commissioning

(CM) 10-60

MiCOM P642, P643, P645

CM


(N/O)

Relay 13 working?

Contact resistance (N/C)

Yes No
N/A
Not
measured


Not
measu red

Contact resistance (N/C)
Relay 14 working?

(N/O)
Yes No
N/A
Not
measured
Not
measured

sistance (N/C)
(N/O)
Relay 15 working?

Contact re
Yes No
N/A
Not
measu

red
Not
measured

Contact resistance (N/C)
(N/O)
Relay 16 working?


Yes No
N/A


Not
measured
Not
measured

Relay 17 working?
Contact resistance


Yes No
N/A


Not
measured

Relay 18 working?
ct resistance

Conta
Yes No
N/A


Not
measured

Contact resistance
Relay 19 working?


Yes No
N/A


Not
measured

Contact resistance
Relay 20 working?

Yes No
N/A
Not
measured

Relay 21 working?
Contact resistance

Yes No
N/A
Not
measured

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-61

CM

Relay 22 working?

Contact resistance
Yes No
N/A
Not
measured


sistance (N/C)
Relay 23 working?
Contact re
(N/O)
Yes No
N/A
Not
measured
Not
measured


sistance (N/C)
Relay 24 working?
Contact re
(N/O)
Yes No
N/A
Not
measured
Not
measured

sistance
Relay 25 working?
Contact re
Yes No
N/A
Not
measured

Relay 26 working?
Contact resistance
Yes No
N/A
Not
measured

Relay 27 working?

Contact resistance
Yes No
N/A
Not
measured

Relay 28 working?

Contact resistance
Yes No
N/A
Not
measured

Relay 29 working?

Contact resistance
Yes No
N/A
Not
measured

Relay 30 working?

Contact resistance
Yes No
N/A
Not
measured
P64x/EN CM/A42 Commissioning

(CM) 10-62

MiCOM P642, P643, P645

CM

(N/O)
Relay 31 working?

Contact resistance (N/C)

Yes No
N/A
Not
measured
Not
measured


e
(N/O)
Relay 32 working?
Contact resistanc (N/C)

Yes No
N/A
Not
measured
Not
measured

5.2.8
Re
RTD 1 reading [0460: RTD 1 Label]
RTD inputs
sistor tolerance
C
ding [0461: RTD 2 Label] RTD 2 rea C
RTD 3 reading [0462: RTD 3 Label] C
RTD 4 reading [0463: RTD 4 Label] C
RTD 5 reading [0464: RTD 5 Label] C
ding [0465: RTD 6 Label] RTD 6 rea C
RTD 7 reading [0466: RTD 7 Label] C
RTD 8 reading [0467: RTD 8 Label] C
ding [0468: RTD 9 Label] RTD 9 rea C
RTD 10 reading [0469: RTD 10 Label] C

5.2.9 Current loop inputs
LI input type

C
0 1 mA 0 - 10 mA
0 20 mA 4 - 20 mA

CLI1 reading at 50% CLI maximum range
[0470: CLI1 Input Label]


CLI2 reading at 50% CLI maximum range
[0471: CLI2 Input Label]


CLI3 reading at 50% CLI maximum range
[0472: CLI3 Input Label]


CLI4 reading at 50% CLI maximum range
[0473: CLI4 Input Label]




5.2.10 Current loop outputs
0 1 mA 0 - 10 mA
0 20 mA 4 - 20 mA
CLO output type mA
CLO1 output current at 50% of rated output mA
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-63

CM
ut cu of rated output CLO2 outp rrent at 50% mA
LO3 output current at 50% of rated output C mA
CLO4 output current at 50% of rated output mA




5.2.11 First rear communications port
Communication standard

K-Bus MODBUS
5-103 IEC60870-
Communications established? Yes No
Protocol converter tested?
Yes No
N/A

5.2.12 cations port
K-Bus
Second rear communi

EIA(RS)485
EIA(RS)232
Communication p uration ort config Yes No
Communications ed? establish
Yes No
N/A
Protocol converte r tested?

5.2.13
t
Current inputs

Displayed curren Primary Secondary

Phase CT (1) ratio

[Ph ase CT Primary]


[Phase CT Sec'y]

N/A

Phase CT (2) ratio

[Phase CT Primary]
[Phase CT Sec'y]

N A /

Phase CT (3) ratio

[Phase CT Primary]
[Phase CT Sec'y]

N/A

ase CT Primary]
Phase CT (4) ratio

[Ph
[Phase CT Sec'y]

N/A

Phase CT (5) ratio

[Phase CT Primary

]
[Phase CT Sec'y]

N/A
IY (HV) CT ratio

y Sec CT HV
y
'
N/A

IY

imar CT HV IY Pr

IY (LV) CT ratio

y Sec CT LV IY
imary CT LV IY
'
Pr
N/A
IY (TV) CT ratio

y Sec CT TV IY
imary CT TV IY
'
Pr
N/A
P64x/EN CM/A42 Commissioning

(CM) 10-64

MiCOM P642, P643, P645

CM
layed value Input CT Applied value Disp
A (1) A A
B (1) A A
C (1) A A
A (2) A A
(2) A A B
C (2) A A
A (3) (P643/5) A A N/A
B (3) (P643/5) A /A A N
C (3) (P643/5) A A N/A
A (4) (P645) A A N/A
B (4) (P645) A A N/A
C (4) (P645) A A N/A
A (5) (P645) A N/A A
B (5) (P645) A N/A A
C (5) (P645) A A N/A
Y (HV) A A
Y (LV) A A
Y (TV) A
A N/A


5.2.14 Voltage inputs
Displayed voltage Primary Secondary

Main VT ratio

[Main VT Primary]

[Main VT Sec'y.]

N/A
V
X
VT ratio

Secondary VT V
imary VT V
X
x
Pr
N/A

Input VT e Displayed value Applied Valu
Va (optional P643/5) V V
Vb (optional P643/5) V V
Vc (optional P643/5) V V
V
X
(P642/3/5) V V

6. SETTING CHECKS
6.1 Application-specific function settings applied? Yes

No

Application-specific programmable scheme logic
settings applied?
Yes No
N/A




Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-65

CM
fic function settings verified?
Yes
6.2 Application-speci
No
N/A

Applicatio
tested?
n-specific programm gic
Yes
able scheme lo
No
N/A

6.3 trate correct rela
rmer differential p 643/4/5)
rmer Differential lo pickup
Demons y operation
6.3.1 Transfo rotection (P
6.3.1.2 Transfo wer slope A
6.3.1.3 Transformer Differential u pickup pper slope A
6.3.2.1
rmer Differential P ntact routing Transfo hase A co
OK?
Yes No
Transformer Differential P time hase A trip s
6.3.2.2
Transformer Diff
OK?
erential P ntact routing hase B co
Yes No
Transformer Differential Phase B trip time s
6.3.2.3
Transformer Differential Phase C contact routing
OK?
Yes No
Transformer Differential P time hase C trip s
Average trip time, Phases A, B and C s

6.3.3 Phase overcurrent protec )
n function timing
tion (P642/3/5
Protectio tested? Yes No
Overcurrent type (set in c ion]) ell [>1 Direct Directional Non-directional
Applied current A
Expected operating time s
Measured operating time s
7. S ON-LOAD CHECK
Test wiring rem oved?
Yes No
N/A
Disturbed customer wiring re-checked?
Yes No
N/A
On-load test performed? Yes No

7.1 VT wiring checked?
Yes No
N/A
Phase rotation correct? Yes No
Displayed voltage Primary Secondary

Main VT ratio

[Main VT Primary]
[Main VT Sec'y.]

V N/A

V
X
VT ratio

Secondary VT V
X

imary VT V
x
Pr

V N/A
P64x/EN CM/A42 Commissioning

(CM) 10-66

MiCOM P642, P643, P645

CM


Applied Value Displayed value Voltages

V
AN
/V
AB
V V

V /V V
BN BC
V

V
CN
/V
CA
V V

V
X
V V

7.2 CT wiring checked?
Yes No
/A N
CT polarities correct? Yes No
Displayed current Primary Secondary

Phase CT (1) ratio

[Phase CT Primary]
[Phase CT Sec'y]

N/A

]
Phase CT (2) ratio

[Phase CT Primary
[Phase CT Sec'y]

N/A

Phase CT (3) ratio

[Phase CT Primary

]
[Phase CT Sec'y]

N/A

Phase CT (4) ratio

[Phase CT Primary]
[Phase CT Sec'y]

N/A

Phase CT (5) ratio

[Phase CT Primary]
[Phase CT Sec'y]

N/A
IY (HV) CT ratio

imary Pr

y Sec CT HV IY '
CT HV IY
N/A
IY (LV) CT ratio


y Sec CT LV
imary CT LV
'
Pr
N/A

IY

IY

IY (TV) CT ratio

y Sec CT TV IY
imary CT TV IY
'
Pr

N/A



Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-67

CM

ue Input CT Applied Value Displayed Val
A (1) A A
B (1) A A
C (1) A A
A (2) A A
B (2) A A
C (2) A A
A (3) (P643/5) A A N/A
B (3) (P643/5) A A N/A
C (3) (P643/5) A A N/A
A (4) (P645) A A N/A
B (4) (P645) A A N/A
C (4) (P645) A A N/A
A (5) (P645) A A N/A
B (5) (P645) A A N/A
C (5) (P645) A A N/A
Y (HV) A A
Y (LV) A A
Y (TV) A
A N/A


8. FINAL CHECKS
Test wiring removed?
Yes No
N/A
Disturbed customer wiring re-checked?
Yes No
N/A
Test mode disabled? Yes No
Current counters reset?
Yes No
N/A
Event records reset? Yes No
Fault records reset? Yes No
Disturbance records reset? Yes No
Alarms reset? Yes No
LEDs reset? Yes No
Secondary front cover replaced?
Yes No
N/A







P64x/EN CM/A42 Commissioning

(CM) 10-68

MiCOM P642, P643, P645

CM




















































Commissioning Engineer Customer Witness







Date: Date:

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-69

CM
0. SETTING RECORD 1
Date: ngineer:
ircuit:
E
Station: C
ystem Frequen Hz S cy:
VT R / T Ratio (tap in / A atio: V C use):

Front Plate Information
n relay MiCOM P64 Transformer protectio
Model number
Seria l number
Rate 1 A d current In 5 A
Rate d voltage Vn
Auxi liary voltage Vx

Setting Gr d
Grou Yes
oups Use
p 1 No
Grou Yes p 2 No
Grou Yes p 3 No
Group 4 Yes No

0000 SYSTEM
0001
English
DATA
Language
Francais Deutsch
Espaol
0003 Sys Fn Links
0004 Description
0005 Plant Reference
0006 Model Number
0008 Serial Number
0009 Frequency
000A Comms Level
000B Relay Address
0011 Ref 1 Software
00D1 ord Control Level 0 Passw Level 1 Level 2
00D2 Password Level 1
00D3 Password Level 2





P64x/EN CM/A42 Commissioning

(CM) 10-70

MiCOM P642, P643, P645

CM
0800 DATE AND TIME
0804 IRIG-B Sync Disabled Enabled
0805 IRIG-B Status Inactive Active
0806 Battery Status Dead Healthy

0900 CONFIGURATION
0902 Setting Group Select using Menu Select using Optos
0903 Active Settings
Group 1 Group 2
Group 3 Group 4
0907 Setting Group 1 Disabled Enabled
0908 Setting Group 2 Disabled Enabled
0909 Setting Group 3 Disabled Enabled
090A Setting Group 4 Disabled Enabled
090B System Config Invisible Visible
090C Diff Protection Disabled Enabled
090E REF Protection Disabled Enabled
0910 Overcurrent Disabled Enabled
0911 NPS Overcurrent Disabled Enabled
0912 Thermal Overload Disabled Enabled
0913 Earth Fault Disabled Enabled
0916 Residual O/V NVD Disabled Enabled
0918 Overfluxing V/Hz Disabled Enabled
091B Through Fault Disabled Enabled
091D Volt Protection Disabled Enabled
091E Freq Protection Disabled Enabled
091F RTD Inputs Disabled Enabled
0920 CB Fail Disabled Enabled
0921 Supervision Disabled Enabled
0925 Input Labels Invisible Visible
0926 Output Labels Invisible Visible
0927 RTD Labels Invisible Visible
0928 CT & VT Ratios Invisible Visible
0929 Record Control Invisible Visible
092A Disturb Recorder Invisible Visible
092B Measuret Setup Invisible Visible
092C Comms Settings Invisible Visible
092D Commissioning Tests Invisible Visible
092E Setting Values Primary Secondary
092F Control Inputs Invisible Visible
0930 CLIO Inputs Disabled Enabled
0931 CLIO Outputs Disabled Enabled
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-71

CM
CONFIGURATION
0935 Ctrl I/P Config Invisible
0900
Visible
0936 Ctrl I/P Labels Invisible Visible
0939 Direct Access Invisible Visible
0949 IEC GOOSE Invisible Visible
0950 Function Keys Invisible Visible
09FF LCD Contrast

0A00 CT AND VT RATIOS
0A01 Main VT Location
0A03 Main VT Primary
0A04 Main VT Secy
0A07 V
X
VT Primary
0A08 V
X
VT Secy
0A10 Terminal 1 CT
0A11 Polarity
0A12 Primary
0A13 Secondary
0A14 Terminal 2 CT
0A15 Polarity
0A16 Primary
0A17 Secondary
0A18 Terminal 3 CT
0A19 Polarity
0A1A Primary
0A1B Secondary
0A1C Terminal 4 CT
0A1D Polarity
0A1E Primary
0A1F Secondary
0A20 Terminal 5 CT
0A21 Polarity
0A22 Primary
0A23 Secondary
0A58 HV E/F CT
0A59 E/F CT Polarity
0A5A E/F CT Prim
0A5B E/F CT Secy
P64x/EN CM/A42 Commissioning

(CM) 10-72

MiCOM P642, P643, P645

CM
RATIOS
0A5C E/F
0A00 CT AND VT
CT Location
0A5D LV E/F CT
0A5E E/F ty CT Polari
0A5F E/F CT Prim
0A60 E/F CT Secy
0A61 E/F CT Location
0A62 TV E/F CT
0A63 E/F CT Polarity
0A64 E/F CT Prim
0A65 E/F CT Secy
0A66 E/F CT Location

B00 RECORD CONTROL
t Disabled
0
0B04 Alarm Even Enabled
0B05 Relay O/P Event Disabled Enabled
0B06 Opto Input Event Disabled Enabled
0B07 General Event Disabled Enabled
0B08 Fault Rec Event Disabled Enabled
0B09 Maint Rec Event Disabled Enabled
0B0A Protection Event Disabled Enabled
0B40 DDB 31 - 0
0B41 DDB 63 - 32
0B42 DDB 95 - 64
0B43 DDB 127 - 96
0B44 DDB 159 - 128
0B45 DDB 191 - 160
0B46 DDB 223 - 192
0B47 DDB 255 - 224
0B48 DDB 287 - 256
0B49 DDB 319 - 288
0B4A DDB 351 - 320
0B4B DDB 383 - 352
0B4C DDB 415 - 384
0B4D DDB 447 - 416
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-73

CM
0B00 RECORD CONTROL
8 0B4E DDB 479 - 44
0B4F DDB 511 - 480
0B50 DDB 543 - 512
0B51 DDB 575 - 544
0B52 DDB 607 - 576
0B53 DDB 639 - 608
0B54 DDB 671 - 640
0B55 DDB 703 - 672
0B56 DDB 735 - 704
0B57 DDB 767 - 736
0B58 DDB 799 - 768
0B59 DDB 831 - 800
0B5A DDB 863 - 832
0B5B DDB 895 - 864
0B5C DDB 927 - 896
0B5D DDB 959 - 928
0B5E DDB 991 - 960
0B5F DDB 1023 - 992
0B60 DDB 1055-1024
0B61 DDB 1087-1056
0B62 DDB 1119-1088
0B63 DDB 1151-1120
0B64 DDB 1183-1152
0B65 DDB 1215-1184
0B66 DDB 1247-1216
0B67 DDB 1279-1248
0B68 DDB 1311-1280
0B69 DDB 1343-1312
0B6A DDB 1375-1344
P64x/EN CM/A42 Commissioning

(CM) 10-74

MiCOM P642, P643, P645

CM
L 0B00 RECORD CONTRO
0B6B DDB 1407-1376
0B6C DDB 1439-1408
0B6D DDB 1471-1440
0B6E DDB 1503-1472
0B6F DDB 1535-1504
0B70 DDB 1567-1536
0B71 DDB 1599-1568
0B72 DDB 1631-1600
0B73 DDB 1663-1632
0B74 DDB 1695-1664
0B75 DDB 1727-1696
0B76 DDB 1759-1728
0B77 DDB 1791-1760
0B78 DDB 1823-1792
0B79 DDB 1855-1824
0B7A DDB 1887-1856
0B7B DDB 1919-1888
0B7C DDB 1951-1920
0B7D DDB 1983-1952
0B7E DDB 2015-1984
0B7F DDB 2047-2016

ORDER

0C00 DISTURB. REC
0C52 Duration
0C54 Trigger Position
0C56 Trigger Mode Single Extended
0C58 Analog Channel 1
0C59 Analog Channel 2
0C5A Analog Channel 3
0C5B Analog Channel 4
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-75

CM
0C00 DISTURB. RECORDER
5 0C5C Analog Channel
0C5D Analog Channel 6
0C5E Analog Channel 7
0C5F Analog Channel 8
0C60 Analog Channel 9
0C61 Analog Channel 10
0C62 Analog Channel 11
0C63 Analog Channel 12
0C64 Analog Channel 13
0C65 Analog Channel 14
0C66 Analog Channel 15
0C67 Analog Channel 16
0C68 Analog Channel 17
0C69 Analog Channel 18
0C6A Analog Channel 19
0C6B Analog Channel 20
0C6C Analog Channel 21
0C6D Analog Channel 22
0C80 Digital Input 1
0C81 Input 1 Trigger
r No Trigge Trigger L - H
- L Trigger H
0C82 Digital Input 2
0C83 Input 2 Trigger
No Trigger Trigger L - H
Trigger H - L
0C84 Digital Input 3
0C85 Input 3 Trigger
No Trigger Trigger L - H
- L Trigger H
0C86 Digital Input 4
0C87 Input 4 Trigger
No Trigger Trigger L - H
Trigger H - L
0C88 Digital Input 5
0C89 Input 5 Trigger No Trigger Trigger L - H
P64x/EN CM/A42 Commissioning

(CM) 10-76

MiCOM P642, P643, P645

CM
0C00 DISTURB. RECORDER
- L Trigger H
0C8A Digital Input 6
0C8B Input 6 Trigger
er No Trigg Trigger L - H
- L Trigger H
0C8C Digital Input 7
0C8D Input 7 Trigger
No Trigger Trigger L - H
- L Trigger H
0C8E Digital Input 8
0C8F Input 8 Trigger
No Trigger Trigger L - H
- L Trigger H
0C90 Digital Input 9
0C91 Input 9 Trigger
No Trigger Trigger L - H
Trigger H - L
0C92 Digital Input 10
0C93 Input 10 Trigger
er No Trigg Trigger L - H
- L Trigger H
0C94 Digital Input 11
0C95 Input 11 Trigger
No Trigger Trigger L - H
- L Trigger H
0C96 Digital Input 12
0C97 Input 12 Trigger
No Trigger Trigger L - H
- L Trigger H
0C98 Digital Input 13
0C99 Input 13 Trigger
er No Trigg Trigger L - H
Trigger H - L
0C9A Digital Input 14
0C9B Input 14 Trigger
No Trigger Trigger L - H
- L Trigger H
0C9C Digital Input 15
0C9D Input 15 Trigger
er No Trigg Trigger L - H
- L Trigger H
0C9E Digital Input 16
0C9F Input 16 Trigger
No Trigger Trigger L - H
- L Trigger H
0CA0 Digital Input 17
0CA1 Input 17 Trigger
No Trigger Trigger L - H
- L Trigger H
0CA2 Digital Input 18
0CA3 Input 18 Trigger
No Trigger Trigger L - H
Trigger H - L
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-77

CM
0C00 DISTURB. RECORDER
0CA4 Digital Input 19
0CA5 Input 19 Trigger
No Trigger Trigger L - H
- L Trigger H
0CA6 Digital Input 20
0CA7 Input 20 Trigger
No Trigger Trigger L - H
- L Trigger H
0CA8 Digital Input 21
0CA9 Input 21 Trigger
No Trigger Trigger L - H
Trigger H - L
0CAA Digital Input 22
0CAB Input 22 Trigger
er No Trigg Trigger L - H
- L Trigger H
0CAC Digital Input 23
0CAD Input 23 Trigger
No Trigger Trigger L - H
- L Trigger H
0CAE Digital Input 24
0CAF Input 24 Trigger
No Trigger Trigger L - H
- L Trigger H
0CB0 Digital Input 25
0CB1 Input 25 Trigger
No Trigger Trigger L - H
Trigger H - L
0CB2 Digital Input 26
0CB3 Input 26 Trigger
er No Trigg Trigger L - H
- L Trigger H
0CB4 Digital Input 27
0CB5 Input 27 Trigger
No Trigger Trigger L - H
- L Trigger H
0CB6 Digital Input 28
0CB7 Input 28 Trigger
No Trigger Trigger L - H
Trigger H - L
0CB8 Digital Input 29
0CB9 Input 29 Trigger
No Trigger Trigger L - H
er H - L Trigg
0CBA Digital Input 30
0CBB Input 30 Trigger
No Trigger Trigger L - H
- L Trigger H
0CBC Digital Input 31
0CBD Input 31 Trigger
er No Trigg Trigger L - H
- L Trigger H
P64x/EN CM/A42 Commissioning

(CM) 10-78

MiCOM P642, P643, P645

CM
0C00 DISTURB. RECORDER
0CBE Digital Input 32
0CBF Input 32 Trigger
No Trigger Trigger L - H
- L Trigger H

P
Current


ime
Description
ference
cy
Level
0D00 MEASURET. SETU
0D01 Default Display
3Ph + N
3Ph Voltage
Power
Date & T
Plant Re
Frequen
Access
0D02 Local Values Primary Secondary
0D03 Remote Values Primary Secondary
0D04 Measurement Ref
VA VB VC
IA IB IC
0D05 Measurement Mode

0E00 COMMUNICATIONS
0E01 RP1 Protocol
Courier IEC870-5-103
MODBUS DNP3.0
0E02 RP1 Address
0E03 RP1 Inactivity Timer
0E04 RP1 Baud Rate
1200 2400 4800
9600 19200 38400
0E05 RP1 Parity Odd Even None
0E06 RP1 Measuret Period
0E07 RP1 Physical Link Copper Fiber Optic
0E08 RP1 Time Sync Disabled Enabled
0E09 MODBUS IEC Time d Standar Reverse
0E0A RP1 CS103 Blocking
Disabled Monitor Blo g ckin
ckin Command Blo g
0E0B RP1 Card Status
K Bus OK EIA(RS)485 OK
Fiber Optic OK
0E0C RP1 Port Config
EIA(RS)232 EIA(RS)485
K-Bus
0E8D RP1 Comms. Mode IEC60870 FT1.2 10-bit No Parity
0E0E RP1 Baud Rate

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-79

CM
0E00 COMMUNICATIONS
0E11 DNP need time

0E12 DNP app fragment

0E13 DNP app timeout

0E14 DNP SBO timeout

0E15 DNP link timeout

0E1F NIC Protocol

0E22 NIC MAC Address

0E64 NIC Tunl Timeout

0E6A NIC Link Report Alarm Event
None
0E6B NIC Link Timeout

0E80 REAR PORT2 (RP2)
0E81 RP2 Protocol Courier
0E84 RP2 Card Status
Unsupported Card Not Fitted
OK EIA(RS)232 EIA(RS)485 OK
K-Bus OK
0E88 RP2 Port Config
EIA(RS)232 EIA(RS)485
K-Bus OK
0E8A RP2 Comms Mode IEC60870 FT1.2 10-bit No Parity
0E90 RP2 Address
0E92 RP2 Inactive Timer
0E94 RP2 Baud Rate
1200 2400 4800
9600 19200 38400
0EB1 DNP need time

0EB2 DNP app fragment

0EB3 DNP app timeout

0EB4 DNP SBO timeout


0F00 COMMISSION TESTS
0F07 Monitor Bit 1
0F08 Monitor Bit 2
0F09 Monitor Bit 3
0F0A Monitor Bit 4
0F0B Monitor Bit 5
0F0C Monitor Bit 6
P64x/EN CM/A42 Commissioning

(CM) 10-80

MiCOM P642, P643, P645

CM
0F0D Monitor Bit 7
0F0E Monitor Bit 8
0F0F Test Mode Test Mode Contacts Blocked
0F10 Test Pattern


1100 OPTO CONFIG
1101 Nominal V
24 27 V 30 34 V 4 4 8 5 V
110 125 V 0 250 V 22
Custom
1102 Opto Input 1
24 27 V 30 34 V 4 4 8 5 V
110 125 V 0 250 V 22
1103 Opto Input 2
24 27 V 30 34 V 48 54 V
110 125 V 220 250 V
1104 Opto Input 3
24 27 V 34 V 30 48 54 V
5 V 110 12 220 250 V
1105 Opto Input 4
24 27 V 30 34 V 4 4 8 5 V
110 125 V 0 250 V 22
1106 Opto Input 5
24 27 V 30 34 V 48 54 V
110 125 V 220 250 V
1107 Opto Input 6
24 27 V 34 V 30 48 54 V
5 V 110 12 220 250 V
1108 Opto Input 7
24 27 V 30 34 V 4 4 8 5 V
110 125 V 0 250 V 22
1109 Opto Input 8
24 27 V 30 34 V 48 54 V
110 125 V 220 250 V
110A Opto Input 9
24 27 V 34 V 30 48 54 V
25 V 110 1 220 250 V
110B Opto Input 10
24 27 V 30 34 V 48 54 V
110 125 V 220 250 V
110C Opto Input 11
24 27 V 30 34 V 48 54 V
5 V 110 12 220 250 V
110D Opto Input 12
24 27 V 30 34 V 48 54 V
110 125 V 220 250 V
110E Opto Input 13
24 27 V 30 34 V 48 54 V
110 125 V 220 250 V
110F Opto Input 14
24 27 V 30 34 V 48 54 V
5 V 110 12 220 250 V
1110 Opto Input 15
24 27 V 30 34 V 4 4 8 5 V
110 125 V 0 - 250 V 22
1111 Opto Input 16
24 27 V 30 34 V 48 54 V
110 125 V 220 250 V
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-81

CM
1100 OPTO CONFIG
1112 Opto Input 17
24 27 V 34 V 30 48 54 V
5 V 110 12 220 250 V
1113 Opto Input 18
24 27 V 30 34 V 4 4 8 5 V
110 125 V 0 250 V 22
1114 Opto Input 19
24 27 V 30 34 V 48 54 V
110 125 V 220 250 V
1115 Opto Input 20
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 250 V
1116 Opto Input 21
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 250 V
1117 Opto Input 22
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
1118 Opto Input 23
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
1119 Opto Input 24
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
111A Opto Input 25
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
111B Opto Input 26
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
111C Opto Input 27
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
111D Opto Input 28
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
111E Opto Input 29
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
111F Opto Input 30
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
1120 Opto Input 31
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
1121 Opto Input 32
24 - 27 V 30 - 34 V 48 - 54 V
110 - 125 V 220 - 250 V
1150 Opto Filter Ctrl


1180 Characteristic Standard 60% - 80% 50% - 70%

P64x/EN CM/A42 Commissioning

(CM) 10-82

MiCOM P642, P643, P645

CM

IG

1300 CTRL I/P CONF
1301 Hotkey Enabled

1310 Control Input 1 Latched Pulsed
1311 Ctrl Command 1
On/Off Set/Reset In/Out
Enabled/Disabled
1314 Control Input 2 Latched Pulsed
1315 Ctrl Command 2
On/Off Set/Reset In/Out
bled Enabled/Disa
1318 Control Input 3 Latched Pulsed
1319 Ctrl Command 3
On/Off Set/Reset In/Out
ed Enabled/Disabl
131C Control Input 4 Latched Pulsed
131D Ctrl Command 4
On/Off Set/Reset In/Out
Enabled bled /Disa
1320 Control Input 5 Latched Pulsed
1321 Ctrl Command 5
On/Off Set/Reset In/Out
Enabled/Disabled
1324 Control Input 6 Latched Pulsed
1325 Ctrl Command 6
On/Off Set/Reset In/Out
bled Enabled/Disa
1328 Control Input 7 Latched Pulsed
1329 Ctrl Command 7
On/Off Set/Reset In/Out
Enabled/Disabled
132C Control Input 8 Latched Pulsed
132D Ctrl Command 8
On/Off Set/Reset In/Out
Disabled Enabled/
1330 Control Input 9 Latched Pulsed
1331 Ctrl Command 9
On/Off Set/Reset In/Out
Enabled/Disabled
1334 Control Input 10 Latched Pu ed ls
1335 Ctrl Command 10
On/Off Set/Reset In/Out
Enabled/Disabled
1338 Control Input 11 Latched Pulsed
1339 Ctrl Command 11
On/Off Set/Reset In/Out
Enabled/Disabled
133C Control Input 12 Latched Pulsed
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-83

CM
1300 CTRL I/P CONFIG
133D Ctrl Command 12
On/Off Set/Reset In/Out
Enabled/Disabled
1340 Control Input 13 Latched Pulsed
1341 Ctrl Command 13
On/Off Set/Reset In/Out
bled Enabled/Disa
1344 Control Input 14 Latched Pulsed
1345 Ctrl Command 14
On/Off Set/Reset In/Out
Enabled/Disabled
1348 Control Input 15 Latched Pulsed
1349 Ctrl Command 15
On/Off Set/Reset In/Out
bled Enabled/Disa
134C Control Input 16 Latched Pulsed
134D Ctrl Command 16
On/Off Set/Reset In/Out
bled Enabled/Disa
1350 Control Input 17 Latched Pulsed
1351 Ctrl Command 17
On/Off Set/Reset In/Out
Enabled/Disabled
1354 Control Input 18 Latched Pulsed
1355 Ctrl Command 18
On/Off Set/Reset In/Out
Enabled/Disabled
1358 Control Input 19 Latched ed Puls
1359 Ctrl Command 19
On/Off Set/Reset In/Out
Enabled/Disabled
135C Control Input 20 Latched Pulsed
135D Ctrl Command 20
f On/Of Set/Reset In/Out
Enabled/Disabled
1360 Control Input 21 Latched Pulsed
1361 Ctrl Command 21
On/Off Set/Reset In/Out
bled Enabled/Disa
1364 Control Input 22 Latched Pulsed
1365 Ctrl Command 22
On/Off Set/Reset In/Out
nabled/Disabled E
1368 Control Input 23 Latched Pulsed
1369 Ctrl Command 23
On/Off Set/Reset In/Out
Enabled/Disabled
136C Control Input 24 Latched Pulsed
P64x/EN CM/A42 Commissioning

(CM) 10-84

MiCOM P642, P643, P645

CM
FIG
d 24

1300 CTRL I/P CON
136D Ctrl Comman
On/Off Set/Reset In/Out
/Disabled Enabled
1370 Control Input 25 Latched Pulsed
1371 Ctrl Command 25
On/Off Set/Reset In/Out
Enabled/Disabled
1374 Control Input 26 Latched Pulsed
1375 Ctrl Command 26
On/Off Set/Reset In/Out
Enabled/Disa bled
1378 Control Input 27 Latched Pulsed
1379 Ctrl Command 27
On/Off Set/Reset In/Out
Enabled/Disa bled
137C Control Input 28 Latched Pulsed
137D Ctrl Command 28
On/Off Set/Reset In/Out
Enabled/Disabled
1380 Control Input 29 Latched Pulsed
1381 Ctrl Command 29
On/Off Set/Reset In/Out
bled Enabled/Disa
1384 Control Input 30 Latched Pulsed
1385 Ctrl Command 30
On/Off Set/Reset In/Out
Enabled/Disa bled
1388 Control Input 31 Latched Pulsed
1389 Ctrl Command 31
On/Off Set/Reset In/Out
Enabled/Disa bled
138C Control Input 32 Latched Pulsed
138D Ctrl Command 32
On/Off Set/Reset In/Out
bled Enabled/Disa

1701 Fn. Key Status
1700 FUNCTION KEYS
Locked Disabled
1702 Fn. Key 1 Unlocked Locked i D sabled
1703 Fn. Key 1 Mode Normal Toggled
1704 Fn. Key 1 Label
1705 Fn. Key 2 Unlocked Locked Disabled
1706 Fn. Key 2 Mode Normal To ggle
1707 Fn. Key 2 Label
1708 Fn. Key 3 Unlocked Locked Disabled
1709 Fn. Key 3 Mode Normal Togg le
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-85

CM
1700 FUNCTION KEYS
170A Fn. Key 3 Label
170B Fn. Key 4 Unlocked Locked Disabled
170C Fn. Key 4 Mode Normal Toggled
170D Fn. Key 4 Label
170E Fn. Key 5 Unlocked Locked D isabled
170F Fn. Key 5 Mode Normal Toggled
1710 Fn. Key 5 Label
1711 Fn. Key 6 Unlocked Locked Disabled
1712 Fn. Key 6 Mode Normal Toggled
1713 Fn. Key 6 Label
1714 Fn. Key 7 Unlocked Locked D isabled
1715 Fn. Key 7 Mode Normal Toggled
1716 Fn. Key 7 Label
1717 Fn. Key 8 Unlocked Locked Disabled
1718 Fn. Key 8 Mode Normal Toggled
1719 Fn. Key 8 Label
171A Fn. Key 9 Unlocked Locked D isabled
171B Fn. Key 9 Mode Normal Toggled
171C Fn. Key 9 Label
171D Fn. Key 10 Unlocked Locked Disabled
171E Fn. Key 10 Mode Normal Toggled
171F Fn. Key 10 Label

2900 CTRL I/P LABELS


2901 Control Input 1
2902 Control Input 2
2903 Control Input 3
2904 Control Input 4
2905 Control Input 5
2906 Control Input 6
2907 Control Input 7
2908 Control Input 8
2909 Control Input 9
290A Control Input 10
290B Control Input 11
290C Control Input 12
P64x/EN CM/A42 Commissioning

(CM) 10-86

MiCOM P642, P643, P645

CM
2900 CTRL I/P LABELS
290D Control Input 13
290E Control Input 14
290F ontrol Input 15 C
2910 Control Input 16
2911 Control Input 17
2912 Control Input 18
2913 Control Input 19
2914 Control Input 20
2915 Control Input 21
2916 Control Input 22
2917 Control Input 23
2918 Control Input 24
2919 Control Input 25
291A Control Input 26
291B Control Input 27
291C Control Input 28
291D Control Input 29
291E Control Input 30
291F Control Input 31
2920 Control Input 32

B701 Grp 1 PSL Ref
B700 PSL DATA

B702 Date/Time
B703 Grp 1 PSL ID
B711 Grp 2 PSL Ref
B712 Date/Time
B713 Grp 2 PSL ID
B721 Grp 3 PSL Ref
B722 Date/Time
B723 Grp 3 PSL ID
B731 Grp 4 PSL Ref
B732 Date/Time
B733 Grp 4 PSL ID


Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-87

CM
PROTECTION SETTINGS
1 pr use 300 ier cell addresses
Group 2 protection settings use 500 rier
3 pr se 700 addresses
4 pr use 900 rier
3000 SYSTEM CONFIG
Group 1 settings
up 2 Grou
settings
Group 4
settings
Group otection settings 0/4000 Cour
0/6000 Cou cell addresses
Group otection settings u 0/8000 Courier cell
Group otection settings 0/A000 Cou cell addresses

Group 1
settings
Gro
settings
p 3
3001 Winding Config
3002 Winding Type
3003 HV CT Terminals
3004 LV CT Terminals
3005 TV CT Terminals
3006 Phase Sequence
3007 Sref
3008 HV Connection
3009 HV Grounding
300A HV Nominal
300B HV Rating
300C % Reactance
300D LV Vector Group
300E LV Connection
300F LV Grounding
3010 LV Nominal
3011 LV Rating
3012 TV Vector Group
3013 TV Connection
3014 TV Grounding
3015 TV Nominal
3016 TV Rating
3020 Match Factor HV
3021 Match Factor LV
3022 Match Factor TV
305E Phase Sequence
305F VT Reversal
3060 CT1 Reversal
3061 CT2 Reversal
3062 CT3 Reversal
3063 CT4 Reversal
3064 CT5 Reversal

P64x/EN CM/A42 Commissioning

(CM) 10-88

MiCOM P642, P643, P645

CM

3100 DIFF PROTECTION
1 se
Group 2 Group 3
settings
Group 4
settings

Group ttings
Group 1
settings settings
3101 Trans Diff
3102 Set Mode
3103 Is1
3104 K1
3105 Is2
3106 K2
3107 Diff Time Delay
3108 Is-CTS
3110 Is-HS1
3111 Is-HS2
3120 Zero seq filt HV
3121 Zero seq filt LV
3122 Zero seq filt TV
3130 Inrush Restraint
3131 Ih(2)%>
3132 Cross blocking
3133 5th harm blocked
3134 Ih(5)%>
3140 Circuitry Fail
3141 Is-cctfail
3142 K-cctfail
3143 CctFail Delay

3200 REF PROTECTION
Group 1 settings
up 2 Grou
settings
Group 4
settings

Group 1
settings
Gro
settings
p 3
3201 REF HV status
3202 HV IS1 Set
3203 HV IS2 Set
3204 HV IREF K1
3205 HV IREF K2
3207 HV tREF
3220 REF LV status
3221 LV IS1 Set
3222 LV IS2 Set
3223 LV IREF K1
3224 LV IREF K2
3225 LV tREF
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-89

CM


3200 REF PROTECTION
3230 REF TV status
3231 TV IS1 Set
3232 TV IS2 Set
3233 TV IREF K1
3234 TV IREF K2
3235 TV tREF

CURRENT
1 se
s settings settings
Group 4
settings
3400 NPS OVER
Group ttings
Group 1 Group 2 Group 3
setting
3410 HV Winding
3411 I2>1 Status
3412 I2>1 Direction
3413 I2>1 Current Set
3414 I2>1 Time Delay
3419 I2>2 Status
341A I2>2 Direction
341B I2>2 Current Set
341C I2>2 Time Delay
3421 I2>3 Status
3422 I2>3 Direction
3423 I2>3 Current Set
3424 I2>3 Time Delay
3427 I2>4 Status
3428 I2>4 Direction
3429 I2>4 Current Set
342A I2>4 Time Delay
342D I2> VTS Block
342E I2> V2pol Set
342F I2> Char Angle
3430 LV Winding
3431 I2>1 Status
3432 I2>2 Direction
3433 I2>1 Current Set
3434 I2>1 Time Delay
3439 I2>2 Status
343A I2>2 Direction
343B I2>2 Current Set
343C I2>2 Time Delay
3441 I2>3 Status
P64x/EN CM/A42 Commissioning

(CM) 10-90

MiCOM P642, P643, P645

CM
T
1 se
1 Group 2
settings
Group 3
settings
Group 4
settings
3400 NPS OVERCURREN
Group ttings
Group
settings
3442 I2>3 Direction
3443 I2>3 Current Set
3444 I2>3 Time Delay
3447 I2>4 Status
3448 I2>4 Direction
3449 I2>4 Current Set
344A I2>4 Time Delay
344D I2> VTS Block
344E I2> V2pol Set
344F I2> Char Angle
3450 TV Winding
3451 I2>1 Status
3452 I2>2 Direction
3453 I2>1 Current Set
3454 I2>1 Time Delay
3459 I2>2 Status
345A I2>2 Direction
345B I2>2 Current Set
345C I2>2 Time Delay
3461 I2>3 Status
3462 I2>3 Direction
3463 I2>3 Current Set
3464 I2>3 Time Delay
3467 I2>4 Status
3468 I2>4 Direction
3469 I2>4 Current Set
346A I2>4 Time Delay
346D I2> VTS Block
346E I2> V2pol Set
346F I2> Char Angle

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-91

CM


1 se
1
s
Group 2
settings
Group 3
settings
Group 4
settings
3500 OVERCURRENT
Group ttings
Group
setting
3501 HV Winding
3502 I>1 Function
3503 I>1 Direction
3504 I>1 Current Set
3505 I>1 Time Delay
3506 I>1 TMS
3507 I>1 Time Dial
3508 I>1 K (RI)
3509 I>1 Reset Char
350A I>1 tRESET
350B I>2 Function
350C I>2 Direction
350D I>2 Current Set
350E I>2 Time Delay
350F I>2 TMS
3510 I>2 Time Dial
3511 I>2 K (RI)
3512 I>2 Reset Char
3513 I>2 tRESET
3514 I>3 Status
3515 I>3 Direction
3516 I>3 Current Set
3517 I>3 Time Delay
3518 I>4 Status
3519 I>4 Direction
351A I>4 Current Set
351B I>4 Time Delay
351C I> Char Angle
351D I> Function Link
3521 LV Winding
3522 I>1 Function
3523 I>1 Direction
3524 I>1 Current Set
3525 I>1 Time Delay
3526 I>1 TMS
3527 I>1 Time Dial
3528 I>1 K (RI)
P64x/EN CM/A42 Commissioning

(CM) 10-92

MiCOM P642, P643, P645

CM
T
up 3
tings
Group 4
settings
3500 OVERCURREN
Group 1 settings
Group 1 Group 2 Gro
settings settings set
3529 I>1 Reset Char
352A I>1 tRESET
352B I>2 Function
352C I>2 Direction
352D I>2 Current Set
352E I>2 Time Delay
352F I>2 TMS
3530 I>2 Time Dial
3531 I>2 K (RI)
3532 I>2 Reset Char
3533 I>2 tRESET
3534 I>3 Status
3535 I>3 Direction
3536 I>3 Current Set
3537 I>3 Time Delay
3538 I>4 Status
3539 I>4 Direction
353A I>4 Current Set
353B I>4 Time Delay
353C I> Char Angle
353D I> Function Link
3541 TV Winding
3542 I>1 Function
3543 I>1 Direction
3544 I>1 Current Set
3545 I>1 Time Delay
3546 I>1 TMS
3547 I>1 Time Dial
3548 I>1 K (RI)
3549 I>1 Reset Char
354A I>1 tRESET
354B I>2 Function
354C I>2 Direction
354D I>2 Current Set
354E I>2 Time Delay
354F I>2 TMS
3550 I>2 Time Dial
3551 I>2 K (RI)
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-93

CM
3500 OVERCURRENT
Group 1 settings
Group 1
settings
Group 2
settings
Group 3
settings
Group 4
settings
3552 I>2 Reset Char
3553 I>2 tRESET
3554 I>3 Status
3555 I>3 Direction
3556 I>3 Current Set
3557 I>3 Time Delay
3558 I>4 Status
3559 I>4 Direction
355A I>4 Current Set
355B I>4 Time Delay
355C I> Char Angle
355D I> Function Link

3700 THERMAL OVERLOAD
Group 1 settings
Group 1
settings
Group 2
settings
Group 3
settings
Group 4
settings
3711 Monit'd winding
3712 Ambient T
3715 CLI Input Type
3716 CLI Minimum
3717 CLI Maximum
3718 Average Amb T
3721 Top Oil Temp
3724 CLI Input Type
3725 CLI Minimum
3726 CLI Maximum
3729 IB
372A Rated NoLoadLoss
372B Hot Spot Overtop
372C Top Oil Overamb
372D Winding exp m
372E Oil exp n
372F Hot spot rise co
3730 Top oil rise co
3740 Thermal Overload
375E Hot Spot>1 Set
375F tHot Spot>1 Set
3760 Hot Spot>2 Set
P64x/EN CM/A42 Commissioning

(CM) 10-94

MiCOM P642, P643, P645

CM
3700 THERMAL OVERLOAD
3761 tHot Spot>2 Set
3762 Hot Spot>3 Set
3763 tHot Spot>3 Set
3764 Top Oil>1 Set
3765 tTop Oil>1 Set
3766 Top Oil>2 Set
3767 tTop Oil>2 Set
3768 Top Oil>3 Set
3769 tTop Oil>3 Set
376A tPre-trip Set
3780 LOL Status
3781 Life Hours at HS
3782 Designed HS temp
3783 Constant B Set
3784 FAA> Set
3785 tFAA> Set
3786 LOL>1 Set
3787 tLOL> Set
3788 Reset Life Hours

LT
1 se
1
s
2
s
3
s
4
s
3800 EARTH FAU
Group ttings
Group
setting
Group
setting
Group
setting
Group
setting
3801 HV Winding
3802 IN Input
3803 IN>1 Function
3804 IN>1 Direction
3806 IN>1 Current
3807 IN>1 IDG Is
3808 IN>1 Time Delay
3809 IN>1 TMS
380A IN>1 Time Dial
380B IN>1 K (RI)
380D IN>1 IDG Time
380E IN>1 Reset Char
380F IN>1 tRESET
3811 IN>2 Function
3812 IN>2 Direction
3813 IN>2 Current
3814 IN>2 IDG Is
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-95

CM

1 se
1
s
2
s
3
s
4
s
3800 EARTH FAULT
Group ttings
Group
setting
Group
setting
Group
setting
Group
setting
3815 IN>2 Time Delay
3816 IN>2 TMS
3817 IN>2 Time Dial
3818 IN>2 K (RI)
3819 IN>2 IDG Time
381A IN>2 Reset Char
381B IN>2 tRESET
381E IN>3 Status
381F IN>3 Direction
3820 IN>3 Current
3821 IN>3 Time Delay
3823 IN>4 Status
3824 IN>4 Direction
3825 IN>4 Current
3827 IN>4 Time Delay
3828 IN> Func Link
3829 IN> DIRECTIONAL
382A IN> Char Angle
382B IN> Pol
382D IN> VNpol Set
382E IN> V2pol Set
382F IN> I2pol Set
3831 LV Winding
3832 IN Input
3833 IN>1 Function
3834 IN>1 Direction
3836 IN>1 Current
3837 IN>1 IDG Is
3838 IN>1 Time Delay
3839 IN>1 TMS
383A IN>1 Time Dial
383B IN>1 K (RI)
383D IN>1 IDG Time
383E IN>1 Reset Char
383F IN>1 tRESET
3841 IN>2 Function
3842 IN>2 Direction
3843 IN>2 Current
P64x/EN CM/A42 Commissioning

(CM) 10-96

MiCOM P642, P643, P645

CM
3800 EARTH FAULT
Group 1 settings
Group 1
settings
Group 2
settings
Group 3
settings
Group 4
settings
3844 IN>2 IDG Is
3845 IN>2 Time Delay
3846 IN>2 TMS
3847 IN>2 Time Dial
3848 IN>2 K (RI)
3849 IN>2 IDG Time
384A IN>2 Reset Char
384B IN>2 tRESET
384E IN>3 Status
384F IN>3 Direction
3850 IN>3 Current
3851 IN>3 Time Delay
3853 IN>4 Status
3854 IN>4 Direction
3855 IN>4 Current
3857 IN>4 Time Delay
3858 IN> Func Link
3859 IN> DIRECTIONAL
385A IN> Char Angle
385B IN> Pol
385D IN> VNpol Set
385E IN> V2pol Set
385F IN> I2pol Set
3861 TV Winding
3862 IN Input
3863 IN>1 Function
3864 IN>1 Direction
3866 IN>1 Current
3867 IN>1 IDG Is
3868 IN>1 Time Delay
3869 IN>1 TMS
386A IN>1 Time Dial
386B IN>1 K (RI)
386D IN>1 IDG Time
386E IN>1 Reset Char
386F IN>1 tRESET
3871 IN>2 Function
3872 IN>2 Direction
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-97

CM
3800 EARTH FAULT
Group 1 settings
Group 1 Group 2 Group 3 Group 4
settings settings settings settings
3873 IN>2 Current
3874 IN>2 IDG Is
3875 IN>2 Time Delay
3876 IN>2 TMS
3877 IN>2 Time Dial
3878 IN>2 K (RI)
3879 IN>2 IDG Time
387A IN>2 Reset Char
387B IN>2 tRESET
387E IN>3 Status
387F IN>3 Direction
3880 IN>3 Current
3881 IN>3 Time Delay
3883 IN>4 Status
3884 IN>4 Direction
3885 IN>4 Current
3887 IN>4 Time Delay
3888 IN> Func Link
3889 IN> DIRECTIONAL
388A IN> Char Angle
388B IN> Pol
388D IN> VNpol Set
388E IN> V2pol Set
388F IN> I2pol Set

ULT MONIT
1 se
1
gs
2
gs
3
gs
4
gs
3900 THROUGH FA ORING
Group ttings
Group
settin
Group
settin
Group
settin
Group
settin
3901 Through Fault
3902 Monitored Input
3903 TF I> Trigger
3904 TF I2t> Alarm

P64x/EN CM/A42 Commissioning

(CM) 10-98

MiCOM P642, P643, P645

CM

3B00 RESIDUAL O/V NVD
Group 1 settings
gs gs gs gs
Group 1
settin
Group 2
settin
Group 3
settin
Group 4
settin
3B14 VN>1 Function
3B16 VN>1 Voltage Set
3B18 VN>1 Time Delay
3B1A VN>1 TMS
3B1C VN>1 tReset
3B20 VN>2 Status
3B26 VN>2 Voltage Set
3B28 VN>2 Time Delay

NG (V/Hz)
1 se
1
gs
2
gs
3
gs
4
gs
3D00 OVERFLUXI
Group ttings
Group
settin
Group
settin
Group
settin
Group
settin
3D01 Volts/Hz W1
3D02 V/Hz Alm Status
3D03 V/Hz Alm Set
3D04 V/Hz Alarm Delay
3D10 V/Hz>1 Status
3D13 V/Hz>1 Function
3D16 V/Hz>1 Trip Set
3D19 V/Hz>1 Trip TMS
3D1A V/Hz>1 Delay
3D1B V/Hz>1 tReset
3D20 V/Hz>2 Status
3D25 V/Hz>2 Trip Set
3D2A V/Hz>2 Delay
3D30 V/Hz>3 Status
3D35 V/Hz>3 Trip Set
3D3A V/Hz>3 Delay
3D40 V/Hz>4 Status
3D45 V/Hz>4 Trip Set
3D4A V/Hz>4 Delay
3D4F TPre-trip Alarm
3D50 Volts/Hz W2
3D51 V/Hz Alm Status
3D52 V/Hz Alm Set
3D53 V/Hz Alarm Delay
3D60 V/Hz>1 Status
3D63 V/Hz>1 Function
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-99

CM
/Hz)
Group 1
settings
Group 2
settings
Group 3
settings
Group 4
settings
3D00 OVERFLUXING (V
Group 1 settings
3D66 V/Hz>1 Trip Set
3D69 V/Hz>1 Trip TMS
3D6A V/Hz>1 Delay
3D6B V/Hz>1 tReset
3D70 V/Hz>2 Status
3D75 V/Hz>2 Trip Set
3D7A V/Hz>2 Delay
3D80 V/Hz>3 Status
3D85 V/Hz>3 Trip Set
3D8A V/Hz>3 Delay
3D90 V/Hz>4 Status
3D95 V/Hz>4 Trip Set
3D9A V/Hz>4 Delay
3D9F TPre-trip alarm

4200 ION
1 se
gs gs gs gs
VOLT PROTECT
Group ttings
Group 1
settin
Group 2
settin
Group 3
settin
Group 4
settin
4201 UNDERVOLTAGE
4202 V< Measurt Mode
4203 V< Operate Mode
4204 V<1 Function
4205 V<1 Voltage Set
4206 V<1 Time Delay
4207 V<1 TMS
4208 V<1 Poledead Inhibit
4209 V<2 Status
420A V<2 Voltage Set
420B V<2 Time Delay
420C V<2 Poledead Inhibit
4220 OVERVOLTAGE
4221 V> Measurt Mode
4222 V> Operate Mode
4223 V>1 Function
4224 V>1 Voltage Set
4225 V>1 Time Delay
4226 V>1 TMS
4227 V>2 Status
P64x/EN CM/A42 Commissioning

(CM) 10-100

MiCOM P642, P643, P645

CM

1 se
1
gs
2
gs
3
gs
4
gs
4200 VOLT PROTECTION
Group ttings
Group
settin
Group
settin
Group
settin
Group
settin
4228 V>2 Voltage Set
4229 V>2 Time Delay

TION
1 se
1
gs
2
gs
3
gs
4
gs
4300 FREQ PROTEC
Group ttings
Group
settin
Group
settin
Group
settin
Group
settin
4301 Under Frequency
4302 F<1 Status
4303 F<1 Setting
4304 F<1 Time Delay
4305 F<2 Status
4306 F<2 Setting
4307 F<2 Time Delay
4308 F<3 Status
4309 F<3 Setting
430A F<3 Time Delay
430B F<4 Status
430C F<4 Setting
430D F<4 Time Delay
430F Over Frequency
4310 F>1 Status
4311 F>1 Setting
4312 F>1 Time Delay
4313 F>2 Status
4314 F>2 Setting
4315 F>2 Time Delay

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-101

CM

4400 RTD PROTECTION
Group 1 settings
Group 1
gs
Group 2
gs
Group 3
gs
Group 4
gs settin settin settin settin
4401 Select RTD
4402 RTD1 PROTECTION
4403 RTD Alarm Set
4404 RTD Alarm Dly
4405 RTD Trip Set
4406 RTD Trip Dly
4407 RTD2 PROTECTION
4408 RTD Alarm Set
4409 RTD Alarm Dly
440A RTD Trip Set
440B RTD Trip Dly
440C RTD3 PROTECTION
440D RTD Alarm Set
440E RTD Alarm Dly
440F RTD Trip Set
4410 RTD Trip Dly
4411 RTD4 PROTECTION
4412 RTD Alarm Set
4413 RTD Alarm Dly
4414 RTD Trip Set
4415 RTD Trip Dly
4416 RTD5 PROTECTION
4417 RTD Alarm Set
4418 RTD Alarm Dly
4419 RTD Trip Set
441A RTD Trip Dly
441B RTD6 PROTECTION
441C RTD Alarm Set
P64x/EN CM/A42 Commissioning

(CM) 10-102

MiCOM P642, P643, P645

CM
4400 RTD PROTECTION
Group 1 settings
Group 1
settings
Group 2
settings
Group 3
settings
Group 4
settings
441D RTD Alarm Dly
441E RTD Trip Set
441F RTD Trip Dly
4420 RTD7 PROTECTION
4421 RTD Alarm Set
4422 RTD Alarm Dly
4423 RTD Trip Set
4424 RTD Trip Dly
4425 RTD8 PROTECTION
4426 RTD Alarm Set
4427 RTD Alarm Dly
4428 RTD Trip Set
4429 RTD Trip Dly
442A RTD9 PROTECTION
442B RTD Alarm Set
442C RTD Alarm Dly
442D RTD Trip Set
442E RTD Trip Dly
442F RTD 10 PROTECTION
4430 RTD Alarm Set
4431 RTD Alarm Dly
4432 RTD Trip Set
4433 RTD Trip Dly

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-103

CM


N
1 se
1 2 3 4
4600 SUPERVISIO
Group ttings
Group
settings
Group
settings
Group
settings
Group
settings
4601 VT SUPERVISION
4602 VTS Status
4603 VTS Reset Mode
4604 VTS Time Delay
4605 VTS > Inhibit
4606 VTS 2> Inhibit
4620 CT SUPERVISION
4621 Diff CTS
4622 CTS Status
4623 CTS Tdelay
4624 CTS I1
4625 CTS I2/I1>1
4626 CTS I2/I1>2



4500 CB FAIL & I<
Group 1 settings
Group 1
settings
Group 2
settings
Group 3
settings
Group 4
settings
4501 BREAKER FAIL
4505 I< Current Set
4506 CB Fail 1 Status
4507 CB Fail 1 Timer
4508 CB Fail 2 Status
4509 CB Fail 2 Timer
450C CBF Non I Reset
450D CBF Ext Reset
P64x/EN CM/A42 Commissioning

(CM) 10-104

MiCOM P642, P643, P645

CM
4A00 INPUT LABELS
Group 1 settings
Group 1 Group 2 Group 3 Group 4
settings settings settings settings
4A01 Opto Input 1
4A02 Opto Input 2
4A03 Opto Input 3
4A04 Opto Input 4
4A05 Opto Input 5
4A06 Opto Input 6
4A07 Opto Input 7
4A08 Opto Input 8
4A09 Opto Input 9
4A0A Opto Input 10
4A0B Opto Input 11
4A0C Opto Input 12
4A0D Opto Input 13
4A0E Opto Input 14
4A0F Opto Input 15
4A10 Opto Input 16
4A11 Opto Input 17
4A12 Opto Input 18
4A13 Opto Input 19
4A14 Opto Input 20
4A15 Opto Input 21
4A16 Opto Input 22
4A17 Opto Input 23
4A18 Opto Input 24
4A19 Opto Input 25
4A1A Opto Input 26
4A1B Opto Input 27
4A1C Opto Input 28
4A1D Opto Input 29
4A1E Opto Input 30
4A1F Opto Input 31
4A20 Opto Input 32

Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-105

CM
4B00 OUTPUT LABELS
Group 1 settings
Group 1
settings
Group 2
settings
Group 3
settings
Group 4
settings
4B01 Relay 1

4B02 Relay 2

4B03 Relay 3

4B04 Relay 4

4B05 Relay 5

4B06 Relay 6
4B07 Relay 7
4B08 Relay 8
4B09 Relay 9
4B0A Relay 10
4B0B Relay 11
4B0C Relay 12
4B0D Relay 13
4B0E Relay 14
4B0F Relay 15
4B10 Relay 16
4B11 Relay 17
4B12 Relay 18
4B13 Relay 19
4B14 Relay 20
4B15 Relay 21
4B16 Relay 22
4B17 Relay 23
4B18 Relay 24
4B19 Relay 25
4B1A Relay 26
4B1B Relay 27
4B1C Relay 28
4B1D Relay 29
4B1E Relay 30
4B1F Relay 31
4B20 Relay 32

P64x/EN CM/A42 Commissioning

(CM) 10-106

MiCOM P642, P643, P645

CM
4C00 RTD LABELS
Group 1 settings
Group 1
settings
Group 2
settings
Group 3
settings
Group 4
settings
4C01 RTD 1
4C02 RTD 2

4C03 RTD 3

4C04 RTD 4

4C05 RTD 5

4C06 RTD 6
4C07 RTD 7
4C08 RTD 8
4C09 RTD 9
4C0A RTD 10

CTION
1 se
1
gs
2
gs
3
gs
4
gs
4D00 CLIO PROTE
Group ttings
Group
settin
Group
settin
Group
settin
Group
settin
4D02 CLIO Input Status 1
4D04 CLI1 Input Type

4D06 CLI1 Input Label

4D08 CLI1 Minimum

4D0A CLI1 Maximum

4D0C CLI1 Alarm
4D0E CLI1 Alarm Fn
4D10 CLI1 Alarm Set
4D12 CLI1 Alarm Delay
4D14 CLI1 Trip
4D16 CLI1 Trip Fn

4D18 CLI1 Trip Set

4D1A CLI1 Trip Delay

4D1C CLI1 I< Alarm

4D1E CLI1 I< Alm Set

4D22 CLIO Input Status 2

4D24 CLI2 Input Type

4D26 CLI2 Input Label
4D28 CLI2 Minimum
4D2A CLI2 Maximum
4D2C CLI2 Alarm
4D2E CLI2 Alarm Fn
4D30 CLI2 Alarm Set
Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-107

CM
4D00 CLIO PROTECTION
Group 1 settings
Group 1 Group 2 Group 3 Group 4
settings settings settings settings
4D32 CLI2 Alarm Delay
4D34 CLI2 Trip
4D36 CLI2 Trip Fn
4D38 CLI2 Trip Set
4D3A CLI2 Trip Delay
4D3C CLI2 I< Alarm
4D3E CLI2 I< Alm Set
4D42 CLIO Input Status 3
4D44 CLI3 Input Type
4D46 CLI3 Input Label
4D48 CLI3 Minimum

4D4A CLI3 Maximum

4D4C CLI3 Alarm

4D4E CLI3 Alarm Fn

4D50 CLI3 Alarm Set
4D52 CLI3 Alarm Delay
4D54 CLI3 Trip
4D56 CLI3 Trip Fn
4D58 CLI3 Trip Set
4D5A CLI3 Trip Delay
4D5C CLI3 I< Alarm

4D5E CLI3 I< Alm Set

4D62 CLIO Input Status 4

4D64 CLI4 Input Type

4D66 CLI4 Input Label
4D68 CLI4 Minimum
4D6A CLI4 Maximum
4D6C CLI4 Alarm
4D6E CLI4 Alarm Fn
4D70 CLI4 Alarm Set
4D72 CLI4 Alarm Delay

4D74 CLI4 Trip

4D76 CLI4 Trip Fn

4D78 CLI4 Trip Set

4D7A CLI4 Trip Delay
4D7C CLI4 I< Alarm
4D7E CLI4 I< Alm Set
P64x/EN CM/A42 Commissioning

(CM) 10-108

MiCOM P642, P643, P645

CM
4D00 CLIO PROTECTION
Group 1 settings
Group 1
settings
Group 2
settings
Group 3
settings
Group 4
settings
4DA0 CLO1 Status
4DA2 CLO1 Type
4DA4 CLO1 Set Values
4DA6 CLO1 Parameter

4DA8 CLO1 Minimum

4DAA CLO1 Maximum

4DB0 CLO2 Status

4DB2 CLO2 Type
4DB4 CLO2 Set Values
4DB6 CLO2 Parameter
4DB8 CLO2 Minimum
4DBA m CLO2 Maximu
4DC0 CLO3 Status
4DC2 CLO3 Type

4DC4 CLO3 Set Values

4DC6 CLO3 Parameter

4DC8 CLO3 Minimum

4DCA CLO3 Maximum
4DD0 CLO4 Status
4DD2 CLO4 Type
4DD4 CLO4 Set Values
4DD6 CLO4 Parameter
4DD8 CLO4 Minimum
4DDA CLO4 Maximum








Commissioning P64x/EN CM/A42

MiCOM P642, P643, P645

(CM) 10-109

CM

















































Commissioning Engineer Customer Witness








Date: Date:

P64x/EN CM/A42 Commissioning

(CM) 10-110

MiCOM P642, P643, P645

CM

Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645


MT
MAINTENANCE









Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams:


10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)
P64x/EN MT/A42 Maintenance



MiCOM P642, P643, P645

MT


Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645

(MT) 11-1

MT
CONTENTS
(MT) 11-
1. MAINTENANCE 3
1.1 Maintenance period 3
1.2 Maintenance checks 3
1.2.1 Alarms 3
1.2.2 Opto-isolators 3
1.2.3 Output relays 3
1.2.4 Measurement accuracy 4
1.3 Method of repair 4
1.3.1 Replacing the complete relay 4
1.3.2 Replacing a PCB 6
1.3.2.1 Replacing the main processor board 8
1.3.2.2 Replacement of the IRIG-B or second rear communications/ethernet board 9
1.3.2.3 Replacement of the input module 11
1.3.2.4 Replacement of the power supply board 13
1.3.2.5 Replacement of the relay board in the power supply module 14
1.3.2.6 Replacement of the opto and separate relay boards (P643/5 only) 14
1.3.2.7 Replacement of the RTD input board 15
1.3.2.8 Replacement of the CLIO input board 17
1.4 Recalibration 17
1.5 Changing the battery 17
1.5.1 Instructions for replacing the battery 18
1.5.2 Post modification tests 18
1.5.3 Battery disposal 18
1.6 Cleaning 18

FIGURES
Figure 1 Location of securing screws for terminal blocks 5
Figure 2 Front panel assembly 9
Figure 3 Location of securing screws for IRIG-B board 10
Figure 4 Typical IRIG-B board 10
Figure 5 Second rear communications board with IRIG-B 11
Figure 6 Location of securing screws for input module 12
Figure 7 Typical power supply board 13
Figure 8 Typical relay board 14
Figure 9 Typical opto board 15
Figure 10 Location of securing screws for RTD/CLIO input board 16
Figure 11 Typical RTD input board 16
P64x/EN MT/A42 Maintenance

(MT) 11-2

MiCOM P642, P643, P645

MT




Maintenance P64x/EN MT/A42-S

MiCOM P642, P643, P645

(MT) 11-3

MT
1. MAINTENANCE
1.1 Maintenance period
It is recommended that products supplied by Schneider Electric receive periodic monitoring
after installation. As with all products some deterioration with time is inevitable. Due to the
critical nature of protective relays and their infrequent operation, it is necessary to confirm
regularly that they are operating correctly.
Schneider Electric protective relays are designed for life in excess of 20 years.
MiCOM P64x Transformer relays are self-supervising so require less maintenance than
earlier designs of relay. Most problems result in an alarm so that remedial action can be
taken. However, some periodic tests should be done to ensure the relay is functioning
correctly and the external wiring is intact.
If the customers organization has a Preventative Maintenance Policy, the recommended
product checks should be included in the regular program. Maintenance periods depend on
many factors, such as:
The operating environment
The accessibility of the site
The amount of available manpower
The importance of the installation in the power system
The consequences of failure
1.2 Maintenance checks
Although some functionality checks can be performed from a remote location using the
communications ability of the relays, these are mainly restricted to checking the relay is
measuring the applied currents and voltages accurately, and checking the circuit breaker
maintenance counters. Therefore it is recommended that maintenance checks are
performed at the substation.

Before carrying out any work on the equipment, the user should be familiar with the
contents of the Safety Section or Safety Guide SFTY/4LM/G11 or later issue and the
ratings on the equipments rating label.
1.2.1 Alarms
Check the alarm status LED to identify if any alarm conditions exist. If the LED is ON, press
the read key [ ] repeatedly to step through the alarms. Clear the alarms to switch the LED
OFF.
1.2.2 Opto-isolators
Check the relay responds when the opto-isolated inputs are energized. See section 5.2.6
Input opto-isolators in chapter P64x/EN CM.
1.2.3 Output relays
Check the output relays operate. See section 5.2.7 Output relays in chapter P64x/EN CM.
P64x/EN MT/A42 Maintenance

(MT) 11-4

MiCOM P642, P643, P645

1.2.4 Measurement accuracy
If the power system is energized, compare the values measured by the relay with known
system values to check they are in the approximate expected range. If they are, the relay is
performing the analog-to-digital conversion and calculations correctly. See sections 7.1
Voltage connections and 7.2 Current connections in chapter P64x/EN CM.
Alternatively, check the values measured by the relay against known values injected into the
relay using the test block, if fitted, or injected directly into the relay terminals. See sections
5.2.13 Current inputs and 5.2.14 Voltage inputs in chapter P64x/EN CM. These tests prove
the calibration accuracy is being maintained.
1.3 Method of repair
If the relay develops a fault while in service, depending on the type of fault, the watchdog
contacts change state and an alarm condition is flagged. Due to the extensive use of
surface-mount components, faulty PCBs cannot be repaired and should be replaced.
Therefore replace the complete relay or just the faulty PCB identified by the built-in
diagnostic software. See section 4.0 Error message/code on power up in chapter
P64x/EN TS.
The preferred method is to replace the complete relay. This ensures the internal circuitry is
protected against electrostatic discharge and physical damage at all times and avoids
incompatibility between replacement PCBs. However, it may be difficult to remove an
installed relay due to limited access in the back of the cubicle and rigidity of the scheme
wiring.
Replacing PCBs can reduce transport costs but requires clean, dry conditions on site and
higher skills from the person performing the repair. However, if the repair is not performed
by an approved service center, the warranty is invalidated.
Before carrying out any work on the equipment the user should be familiar with the
contents of the Safety Section or Safety Guide SFTY/4LM/G11 or later issue and the
ratings on the equipments rating label. This should ensure that no damage is caused
by incorrect handling of the electronic components.
1.3.1 Replacing the complete relay
The case and rear terminal blocks are designed to ease removal of the complete relay,
without disconnecting the scheme wiring.
Before working at the rear of the relay, isolate all voltage and current supplies to the relay.
Note: The MiCOM range of relays have integral current transformer shorting
switches which close when the heavy-duty terminal block is removed.
MT
1. Disconnect the relay earth connection from the rear of the relay.
Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645

(MT) 11-5

MT
Medium duty terminal block Heavy duty terminal block
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
RTD input
terminal blocks
P2017ENA

Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645

(MT) 11-5

30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
RTD input
terminal blocks
Figure 1
MT
Medium duty terminal block Heavy duty terminal block
P2017ENA
Figure 1 Location of securing screws for terminal blocks
There are three types of terminal block used on the relay, RTD/CLIO input, heavy duty and
medium duty. The terminal blocks are fastened to the rear panel using slotted screws on the
RTD/CLIO input blocks and crosshead screws on the heavy and medium duty blocks. See
Figure 1.
2. Remove the terminal block screws using a magnetic bladed screwdriver to minimize the
risk of losing the screws or leaving them in the terminal block.
3. Without exerting excessive force or damaging the scheme wiring, pull the terminal blocks
away from their internal connectors.
4. Remove the screws used to fasten the relay to the panel and rack. These are the
screws with the larger diameter heads that are accessible when the access covers are
fitted and open.
If the top and bottom access covers have been removed, do not remove the screws
with the smaller diameter heads which are accessible. These screws hold the front
panel on the relay.
5. Withdraw the relay from the panel and rack. Be careful because the relay is heavy due to
the internal transformers, particularly the P643/5.
6. To reinstall the repaired or replacement relay, follow steps 1 to 5 in reverse. Relocate
each terminal block in the correct position. Replace the case earth, IRIG-B and fiber
optic connections. To help identify each terminal block, they are labeled alphabetically
with A on the left hand side when viewed from the rear.
7. Once reinstallation is complete, recommission the relay. See sections 1 to 7 in chapter
P64x/EN CM.
P64x/EN MT/A42-S Maintenance

(MT) 11-6

MiCOM P642, P643, P645

MT
1.3.2 Replacing a PCB
Replacing printed circuit boards and other internal components of protective relays must be
undertaken only by Service Centers approved by Schneider Electric. Failure to obtain the
authorization of Schneider Electric After Sales Engineers before commencing work may
invalidate the product warranty.
Schneider Electric Automation Support teams are available world-wide, and it is strongly
recommended that any repairs be entrusted to those trained personnel.
If the relay fails to operate correctly, see section 4.0 Error message/code on power up in
chapter P64x/EN TS to find which PCB is faulty.
1. To replace any of the relays PCBs, first remove the front panel.
The auxiliary supply must be removed before removing the front panel to replace a
PCB. It is strongly recommended that the voltage and current transformer
connections and trip circuit are isolated.
2. Open the top and bottom access covers. The access covers of size 60TE/80TE cases
have two hinge-assistance T-pieces. These clear the front panel molding when the
access covers are opened by more than 90, allowing their removal.
3. If fitted, remove the transparent secondary front cover. See section 1.2.1 Front panel in
chapter P64x/EN GS.
4. Apply outward pressure to the middle of the access covers to bow them and disengage
the hinge lug, so the access cover can be removed. The screws that fasten the front
panel to the case are now accessible.
5. The size 40TE case has four crosshead screws fastening the front panel to the case,
one in each corner, in recessed holes. The size 60TE/80TE case has an additional two
screws, one midway along each of the top and bottom edges of the front plate. Undo
and remove the screws.
Do not remove the screws with the larger diameter heads which are accessible when
the access covers are fitted and open. These screws hold the relay in its mounting
(panel or cubicle).
6. When the screws have been removed, pull the complete front panel forward to separate
it from the metal case.
Caution: at this stage the front panel is connected to the rest of the relay circuitry by a
64-way ribbon cable.
From here on, the internal circuitry of the relay is exposed and not protected against
electrostatic discharge and dust ingress. Therefore ESD precautions and clean
working conditions must be maintained at all times.
7. The ribbon cable is fastened to the front panel using an IDC connector; a socket on the
cable and a plug with locking latches on the front panel. Gently push the two locking
latches outwards which eject the connector socket slightly. Remove the socket from the
plug to disconnect the front panel.
The PCBs in the relay are now accessible. See chapter P64x/EN IN for the PCB locations of
the transformer relays in the size 40TE case (P642), size 60TE case (P642 and P643) and
size 80TE case (P643 and P645).
Note: The numbers above the case outline identify the guide slot reference
for each printed circuit board. Each printed circuit board has a label
stating the corresponding guide slot number to ensure correct
relocation after removal. To serve as a reminder of the slot
numbering there is a label on the rear of the front panel metallic
screen.
Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645

(MT) 11-7

MT
The 64-way ribbon cable to the front panel also provides the electrical IDC connections
between PCBs.
The slots inside the case which hold the PCBs securely in place each correspond to a rear
terminal block. Looking from the front of the relay these terminal blocks are labeled from
right to left.
Note: To ensure compatibility, always replace a faulty PCB with one of an
identical part number. Table 1 lists the part numbers of each PCB
type.
PCB Part number 642 643 645
Design
suffix
Second Rear Comms + IRIG-B modulated ZN0025 001 * * * J/K
Second Rear Comms (port only) ZN0025 002 * * * J/K
RTD board, 10 RTDs ZN0044 001 * * * J/K
CLIO board, 4 inputs + 4 outputs ZN0018 001 * * * J/K
Opto / relay board ZN0028 001 * * * J/K
Dual Input Board (Addr. 0) ZN0067 001 * * * J/K
Sigma-Delta Input Board (Addr 0) ZN0068 001 * * * J/K
Dual Input Board (Addr. 1) ZN0067 001 * * K
Sigma-Delta Input Board (Addr 1) ZN0068 001 * * K
Dual Input Board (Addr. 2) ZN0017 012 * K
Dual char opto board, 8 opto inputs ZN0017 012 * K
Phase 2 Relay Board (Addr.2) ZN0019 001 * K
Phase 2 Relay Board (Addr.1) ZN0019 001 * * K
Phase 2 Relay Board (Addr.0) ZN0019 001 * * * J/K
Extended CPU 2 ZN0041 001 * * K
Main processor board ZN0006 001 * * * J/K
Enhanced main processor board ZN0026 001 * * * J/K
Main processor board ZN0041 001 * K
Power supply board 24-48 Vdc ZN0001 001 * * * J/K
Power supply board 84-125 Vdc ZN0001 002 * * * J/K
Power supply board 110-250 Vdc ZN0001 003 * * * J/K
Power supply board 24-48 Vdc ZN0021 001 * * * J/K
Power supply board 84-125 Vdc ZN0021 002 * * * J/K
Power supply board 110-250 Vdc ZN0021 003 * * * J/K
Relay board, 4 high break output contacts ZN0042 001 * * * J/K
Opto board, 8 opto inputs ZN0017 002 * * * J/K
Opto board, 8 opto inputs ZN0005 002 * * * J/K
Dual I/O board, 4 opto inputs + 4 relay contacts ZN0028 002 * J
Dual char I/O board, 4 opto inputs + 4 relay
contacts
ZN0028 011

J
IRIG-B board (comms assy), IRIB-B
moodulated input only
ZN0007 001

J/K
P64x/EN MT/A42 Maintenance

(MT) 11-8

MiCOM P642, P643, P645

MT
PCB Part number 642 643 645
Design
suffix
IRIG-B board (comms assy), Fiber optic port
only
ZN0007 002 J/K
IRIG-B board (comms assy), IRIB-B modulated
input + fibre optic
ZN0007 003 J/K
Ethernet board, Ethernet port 100 Mbps only ZN0049 001 J/K
Ethernet board + IRIG-B modulated ZN0049 002 J/K
Ethernet board + IRIG-B demodulated ZN0049 003 J/K
Ethernet board + IRIG-B demodulated, input
only
ZN0049 004 J/K
Input board, 8 opto inputs ZN0005 001
Input board, 8 opto inputs ZN0017 001
Dual char input board, 8 opto inputs ZN0017 0011 J
Dual char input board, 8 opto inputs ZN0051 001 * K
Sigma-Delta main input board, 11 inputs, input
module 0
ZN0045 001
* K
Sigma-Delta main input board, 11 inputs, input
module 1
ZN0045 002
* K
Modulator daughter board ZN0047 001
Table 1 PCB part numbers
1.3.2.1 Replacing the main processor board
The main processor board is in the front panel. The other PCBs are in the main case of the
relay.
1. Place the front panel with the user interface face-down and remove the six screws from
the metallic screen, as shown in Figure 2. Remove the metal plate.
2. Remove the two screws either side of the rear of the battery compartment recess, that
hold the main processor PCB in position.
3. The user interface keypad is connected to the main processor board with a flex-strip
ribbon cable. Carefully disconnect the ribbon cable at the PCB-mounted connector as it
could easily be damaged by excessive twisting.
Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645

(MT) 11-9

P2020ENA

Figure 2 Front panel assembly
4. Reassemble the front panel with a replacement PCB using the reverse procedure. Make
sure the ribbon cable is reconnected to the main processor board. Make sure all eight
screws are refitted.
5. Refit the front panel using the reverse procedure to that given in section 1.3.2 Replacing
a PCB. On size 60TE cases, refit and close the access covers then press the
hinge-assistance T-pieces so they click back into the front panel molding.
After replacement of the main processor board, all the settings required for the application
need to be re-entered. Therefore, it is useful if an electronic copy of the application-specific
settings is available on disk. Although this is not essential, it can reduce the time taken to
re-enter the settings and therefore reduce the time the protection is out of service.

6. Once the relay has been reassembled after repair, recommission it according to the
instructions in sections 1 to 7 of chapter P64x/EN CM.
1.3.2.2 Replacement of the IRIG-B or second rear communications/ethernet board
Depending on the model number of the relay, it may have an IRIG-B board fitted with
connections for IRIG-B signals, IEC60870-5-103 (VDEW) communications, both or not be
present at all. The relay may also have the second communications board fitted with or
without IRIG-B in same position. The relay may also have the ethernet communications
board fitted with or without IRIG-B in same position.
MT
1. To replace a faulty board, disconnect all IRIG-B, IEC60870-5-103 and communications
connections at the rear of the relay.
2. The board is secured in the relay case by two screws accessible from the rear of the
relay, one at the top and another at the bottom, as shown in Figure 3. Remove these
screws carefully as they are not captive in the rear panel of the relay.
P64x/EN MT/A42 Maintenance

(MT) 11-10

MiCOM P642, P643, P645

P2021ENA

Figure 3 Location of securing screws for IRIG-B board
3. Gently pull the IRIG-B board or second rear communications board or Ethernet board
forward and out of the case.
To help identify that the correct board has been removed, Figure 4 shows the layout of the
IRIG-B board with both IRIG-B and IEC60870-5-103 options fitted (ZN0007 003). The other
versions (ZN0007 001 and ZN0007 002) use the same PCB layout but have fewer
components fitted. Figure 4 shows the second communications board with IRIG-B.
PL1
R47
R60
C25 IC11
R48
R61
R50
C24
R56
IC13
IC14
R38
R39
R57
R59
R58
R65 C3
IC12
R66
R68
R14
R67
R34 R
4
5
R
5
5
R49 R53
R35
IC3
R
4
6
R54
R36
R
4
0
R41
R26
IC4
IC5
IC6
IC7
IC8
IC9
IC10
IC1
IC2
TX1
IC15
IC16
R21
R22
R23
R24
R25
R27
R28
R29
R31 R37 R51 R52 R70 R71
C1 C2
D7
R1
R2
R
3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R15
R16
R17
R18
R19
R20
R30
R32
R33
R42
R43
R44
R69
C6
C7
C8
C9
C20
C21
C22
C23
C4
C5
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C26
ZN0007 C
SERIAL No.
R72
C29
C28
C27
L2
L1
D2
D6
D4
D5
D3
D1
XL1
RX1
SK1
T1
E1
E2
P2022ENA
1

MT
Figure 4 Typical IRIG-B board
Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645

(MT) 11-11

Language:
Courier always
Physical links:
EIA 232
or
EIA 485 (polarity sensitive)
or
K-Bus (non polarity sensitive)
SK5
SK4
Phyical links are s/ w selectable
Optional IRIG-B
Courier Port
(EIA232/ EIA485)
Not used (EIA232)
P2083ENA

Figure 5 Second rear communications board with IRIG-B
4. Before fitting the replacement PCB check the number on the round label next to the front
edge of the PCB matches the slot number into which it will be fitted. If the slot number is
missing or incorrect, write the correct slot number on the label.
5. Fit the replacement PCB carefully into the appropriate slot. Make sure it is pushed fully
back on to the rear terminal blocks and the securing screws are refitted.
6. Reconnect all IRIG-B, IEC60870-5-103 and communications connections at the rear of
the relay.
7. Refit the front panel using the reverse procedure to that given in section 1.3.2 Replacing
a PCB. On size 60TE/80TE cases, refit and close the access covers then press the
hinge-assistance T-pieces so they click back into the front panel molding.
8. Once the relay is reassembled after repair, recommission it according to sections 1 to 7
in chapter P64x/EN CM.
1.3.2.3 Replacement of the input module
The input module consists of two or three boards fastened together. In the P642 relays the
input module consists of a transformer board and an input board. The P643/5 input module
has three boards: input, transformer and auxiliary transformer.
MT
1. The module is secured in the relay case by two screws on its right-hand side, accessible
from the front of the relay, as shown in Figure 6. Remove these screws carefully as they
are not captive in the front plate of the module.
P64x/EN MT/A42 Maintenance

(MT) 11-12

MiCOM P642, P643, P645

Input Module
Handle
P2023ENa

Figure 6 Location of securing screws for input module
2. On the right-hand side of the analog input module in P642 relays there is a small metal
tab which brings out a handle. In the P643/5 relay there is an additional tab on the left
hand side. Grasp the handle or handles firmly and pull the module forward, away from
the rear terminal blocks. A reasonable amount of force is needed due to the friction
between the contacts of the terminal blocks; one medium duty and one heavy duty in
P641 and P642 relays, one medium duty and two heavy duty in P643/5 relays.
Note: Withdraw the input module with care as it suddenly comes loose once
the friction of the terminal blocks is overcome. This is particularly
important with unmounted relays as the metal case needs to be held
firmly while the module is withdrawn.
3. Remove the module from the case, taking care as it is heavy because it contains all the
relays input voltage and current transformers.
4. Before fitting the replacement module check the number on the round label next to the
front edge of the PCB matches the slot number into which it will be fitted. If the slot
number is missing or incorrect, write the correct slot number on the label.
MT
5. Slot in the replacement module and push it fully back onto the rear terminal blocks. To
check that the module is fully inserted, make sure the v-shaped cut-out in the bottom
plate of the case is fully visible. Refit the securing screws.
Note: When the transformer and input boards in the module are calibrated,
the calibration data is stored on the input board. Therefore it is
recommended that the complete module is replaced to avoid on-site
recalibration.
6. Refit the front panel using the reverse procedure to that given in section 1.3.2. On size
60TE and 80TE cases, refit and close the access covers then press the hinge-assistance
T-pieces so they click back into the front panel molding.
7. Once the relay has been reassembled after repair, recommission it according to sections
1 to 7 in chapter P64x/EN CM.
Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645

(MT) 11-13

1.3.2.4 Replacement of the power supply board

Before carrying out any work on the equipment the user should be familiar
with the contents of the Safety Section/Safety Guide SFTY/4LM/D11 or later
issue and the ratings on the equipments rating label.

The power supply board is fastened to a relay board to form the power supply module and is
on the extreme left-hand side of all MiCOM transformer relays.
1. Pull the power supply module forward, away from the rear terminal blocks and out of the
case. A reasonable amount of force is needed due to the friction between the contacts
of the two medium duty terminal blocks.
2. The two boards are held together with push-fit nylon pillars. Separate them by pulling
them apart.
Take care when separating the boards to avoid damaging the inter-board connectors near
the lower edge of the PCBs towards the front of the power supply module.
The power supply board is the one with two large electrolytic capacitors on it that protrude
through the other board that forms the power supply module. To help identify that the
correct board has been removed, Figure 7 shows the layout of the power supply board for all
voltage ratings.
ZN0001 D
SK1
C8 C18
C29 C28
C33
C32
L1
C25
C43
C14
C20 C19
C24
C7
C13
C12
C15
C2
C
4
1
C
4
2
C
4
7
C5
C6
C4
C9
C
3
5
C11
C38
C37
C36
C44
C40
C39
C31
C30
C23
C22
D6
C21
C1
C
1
0
C46
C45
C16
C34
C17
D20
D
2
4
D19
D26
D25
D22
R
5
9
R
5
8
R
4
0
R15
R63
R62
R69
R68
R
2
R45
R12
R11
R25
R9
R26
R13
R41
R20
R4
R7
R
2
4
R
5
2
R
3
9
R8
R28 R27
R47
R31
R22
R14
R
4
8
R81
R80
R79 R78
R42
R19
R1
R33 R32
R3
R70
R55 R54
R88
R36
R
3
7
R
3
8
R
7
7
R
7
6
R
4
6
R10
R6
R
4
9
R50 R51
R5
R44
R
4
3
R64
R65
R66
R18
R
2
3
R67
R
3
0
R56
R57
R89
R90
LK2 LK1
T2
T1
RD1
RD2
PL1
L2
IC2
D18
IC1
D17
D16
D15
D23
D1
D13
PC5
PC4
PC3
IC6
IC5
PC1
PC2
RL1
D9
D7 D12
D11
D21
E2
E1
D
1
0
D3
D4
D2
D
5
D8
TR5
T
R
4
TR8 TR7
TR6
TR10
SERIAL No.
TR1
D14
TR9
TR3
C3
C
2
6
D27
D
2
8 IC3
IC4
R21
R29
R53
RD3
RD4
R16
R17
P2024ENA

MT
Figure 7 Typical power supply board
3. Before reassembling the module with a replacement PCB check the number on the
round label next to the front edge of the PCB matches the slot number into which it will
be fitted. If the slot number is missing or incorrect, write the correct slot number on the
label.
4. Reassemble the module with a replacement PCB. Push the inter-board connectors firmly
together. Fit the four push-fit nylon pillars securely in their respective holes in each PCB.
5. Slot the power supply module back into the relay case. Push it fully back on to the rear
terminal blocks.
6. Refit the front panel using the reverse procedure to that in section 1.3.2 Replacing a
PCB. On size 60TE/80TE cases, refit and close the access covers then press at the
hinge-assistance T-pieces so they click back into the front panel molding.
7. Once the relay has been reassembled after repair, recommission it according to the
instructions in sections 1 to 7 in chapter P64x/EN CM.
P64x/EN MT/A42 Maintenance

(MT) 11-14

MiCOM P642, P643, P645

1.3.2.5 Replacement of the relay board in the power supply module
1. Remove and replace the relay board in the power supply module as described in section
1.3.2.4 Replacement of the power supply board.
The relay board is the one with holes cut in it to allow the transformer and two large
electrolytic capacitors of the power supply board to protrude through. To help identify the
board see Figure 8.
ZN0002 D
1
2
3
4
SK1
PL2
C38
C40
C39
C42
C41
C44
C43
C60
C59
C58
C57
C56
C55
C54
C
2
C
1
C53 C52
C45
C51
C50
C49
C48
C47 C46
C9
C8
C
7
C6
C5
C4
C3
C61
C
6
9
C68
C67
C66
C65
C64
C63
C62
C
1
4
C13
C11
C
1
2
C
1
6
C15
PL1
R77
R70
R76
R69
R75
R68
R79
R72
R78
R71
R81
R74
R80
R73
R
1
3
R
1
2
R
1
1
R
1
0
R35
R34
R33
R37
R36
R39
R38
R14
R63
R56
R
4
9
R55
R62
R
4
8
R61
R54
R
4
7
R65
R
5
1
R64
R
5
0
R67
R60
R
5
3
R66
R59
R
5
2
R57
R58
R28
R27
R26
R30
R29
R32
R31
R1
R84
R83 R82
R18
R17
R
1
5
R9
R8
R7
R6
R5
R4 R3
R2
R
1
9
R
2
0
R
2
2
R
2
4
R
2
3
R
2
5
R
2
1
RL4
RL5
RL6
RL7
RL3
RL2
RL1
IC2
IC6
IC5
IC4
IC3
IC
1
IC
7
E2
E1
D2
D1
D10
D12
D11
D14
D13
D16
D15
D3
D5
D4
D7
D6
D9
D8
TR5
TR4
TR3
TR7
TR6
TR8
TR2
TR9
TR12 TR11
TR10
TR14
TR13
TR15
TR1 TR16
D17
D18
D20
D22
D21
D23
D19
PL3
SERIAL No.
C
1
7
C
1
8
C
1
9
C
2
0
C
2
1
C
2
2
C
2
3
P2025ENa

Figure 8 Typical relay board
2. Before reassembling the module with a replacement relay board, check the number on
the round label next to the front edge of the PCB matches the slot number into which it
will be fitted. If the slot number is missing or incorrect, write the correct slot number on
the label.
3. Before you refit the module in the relay case, make sure the setting of the link, above the
IDC connector on the replacement relay board, is the same as the one being replaced.
4. Once the relay has been reassembled after repair, recommission it as described in
chapter P64x/EN CM.
MT
1.3.2.6 Replacement of the opto and separate relay boards (P643/5 only)
The P643 and P645 transformer relays have two more boards than the P641 and P642.
These boards provide extra output relays and optically-isolated inputs to those in the power
supply and input modules respectively.
1. To remove either of the additional boards, gently pull the faulty board forward and out of
the case.
2. If replacing the relay board, make sure the setting of the link above IDC connector on the
replacement relay board is the same as the one being replaced. To help identify that the
correct board has been removed, Figure 9 and Figure 10 show the layout of the relay
and opto boards respectively.
3. Before fitting the replacement board check the number on the round label next to the
front edge of the board matches the slot number into which it will be fitted. If the slot
number is missing or incorrect, write the correct slot number on the label.
4. Carefully slide the replacement board into the appropriate slot, ensuring that it is pushed
fully back onto the rear terminal blocks.
Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645

(MT) 11-15

5. Refit the front panel using the reverse procedure to that given in section 1.3.2 Replacing
a PCB.
6. On size 60TE/80TE cases, refit and close the access covers then press at the
hinge-assistance T-pieces so they click back into the front panel molding.
PC1
PC2
PC3
PC4
PC5
PC6
PC7
PC8
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
R43
R44
R45
R46
R47 R48
R49
R50
R51
R52
R53
R56
R57
D
2
7
D
2
8
D
2
9
D
3
0
D
3
1
D
3
2
D
3
3
D
3
4
D70
D71
D72
D73
D74
D75
D76
D77
R133
R
1
4
9
D39
R157
R69
R134
R126
R148
D40
R156
R62
R136
R127
R147
D41
R155
R63
R138
R128
R146
D42
R154
R140
R64
R129
R145
D35
R153
R141
R65
R130
R144
D36
R152
R139
R66
R131
R143
D37
R151
R135
R67
R132
R142
D38
R150
R137
R68
D
6
9
C
2
7
C28
C13
C18 R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R
2
3
C
5
C7
C68
C69
C70
C71
C72
C73
C74
C75
R159
R160
R161
R162
R163
R164
R165
R166
IC8
IC9
IC5
IC7
C61
C60
C59
C58
C65
C64
C63
C62
RD4
RD2
RD3
RD7
RD8
RD1
RD6
RD5
PL2
P2026ENA

Figure 9 Typical opto board
7. Once the relay has been reassembled after repair, recommission it according to the
instructions in sections 1 to 7 of chapter P64x/EN CM.
1.3.2.7 Replacement of the RTD input board
1. To replace a faulty RTD input board, first remove the two 15-way terminal blocks. Each
block is fastened to its other half by slotted screws above and below the row of terminals,
as shown in Figure 10. Remove these screws carefully as they are not captive in the
terminal blocks.
2. Without damaging the RTD wiring, pull the terminal blocks away from their internal
halves. It is not necessary to disconnect the RTD screen connections from the spade
connectors on the metal rear panel of the relay.
MT
P64x/EN MT/A42 Maintenance

(MT) 11-16

MiCOM P642, P643, P645

P2027ENA

Figure 10 Location of securing screws for RTD/CLIO input board
3. The RTD input board is secured in the relay case by two screws accessible from the rear
of the relay, one at the top and another at the bottom, as shown in Figure 10. Remove
these screws carefully as they are not captive in the rear panel of the relay.
P2028ENA

MT
Figure 11 Typical RTD input board
4. Gently pull the faulty RTD input PCB forward and out of the case. To help identify that
the correct board has been removed, Figure 10 shows the PCB layout.
5. Slot the replacement PCB carefully into the appropriate slot. Push it fully back and refit
the board securing screws.
6. Refit the RTD input terminal blocks. Make sure they are in the correct location and refit
their fixing screws.
7. Once the relay has been reassembled after repair, recommission it according to the
instructions in sections 1 to 7 in chapter P64x/EN CM.
Maintenance P64x/EN MT/A42

MiCOM P642, P643, P645

(MT) 11-17

1.3.2.8 Replacement of the CLIO input board
All external connections to the current loop input output board are made using the same
15-way light duty I/O connector SL3.5/15/90F as used on the RTD board. Two such
connectors are used, one for the current loop outputs and one for the current loop inputs.
1. To replace a faulty CLIO board, first remove the two 15-way terminal blocks, each is
fastened to its other half by slotted screws above and below the row of terminals, as
shown in Figure 11. Remove these screws carefully as they are not captive in the
terminal blocks.
The CLIO board occupies the same slot B as the RTD board in the 60TE case but uses a
separate slot C in the 80TE case.
2. Without damaging the CLIO wiring, pull the terminal blocks away from their internal
halves. It is not necessary to disconnect the CLIO screen connections from the spade
connectors on the metal rear panel of the relay.
3. The CLIO board is secured in the relay case by two screws accessible from the rear of
the relay, one at the top and another at the bottom, as shown in Figure 11. Remove
these screws carefully as they are not captive in the rear panel of the relay.
4. Gently pull the faulty CLIO PCB forward and out of the case.
5. Insert the replacement PCB carefully into the appropriate slot. Push it fully back and refit
the board securing screws.
6. Refit the CLIO terminal blocks. Make sure they are in the correct location then refit their
fixing screws.
7. Once the relay is reassembled after repair, recommission it according to the instructions
in sections 1 to 7 in chapter P64x/EN CM.
1.4 Recalibration
Recalibration is not needed when a PCB is replaced, unless it is one of the boards in the
input module. If either of these boards is replaced it directly affects the calibration.
Although it is possible to carry out recalibration on site, this requires test equipment with
suitable accuracy and a special calibration program to run on a PC. It is therefore
recommended that the work is carried out by the manufacturer, or entrusted to an approved
service centre.
MT
1.5 Changing the battery
Each relay has a battery to maintain status data and the correct time when the auxiliary
supply voltage fails. The data maintained includes event, fault and disturbance records and
the thermal state at the time of failure.
The battery periodically needs changing, although an alarm is given as part of the relays
continuous self-monitoring if there is a low battery condition.
If the battery-backed facilities do not need to be maintained during an interruption of the
auxiliary supply, follow the steps in section 1.5.1 Instructions for replacing the battery to
remove the battery but do not replace it with a new battery.
Before carrying out any work on the equipment the user should be familiar with the
contents of the Safety Section/Safety Guide SFTY/4LM/G11 or later issue and the
ratings on the equipments rating label.
P64x/EN MT/A42 Maintenance

(MT) 11-18

MiCOM P642, P643, P645

1.5.1 Instructions for replacing the battery
1. Open the bottom access cover on the front of the relay.
2. Gently rermove the battery. If necessary, use a small insulated screwdriver.
3. Make sure the metal terminals in the battery socket are free from corrosion, grease and
dust.
4. Remove the replacement battery from its packaging and insert it in the battery holder,
ensuring correct polarity.
Note: Only use a type AA Lithium battery with a nominal voltage of 3.6 V
and safety approvals such as UL (Underwriters Laboratory), CSA
(Canadian Standards Association) or VDE (Vereinigung Deutscher
Elektrizittswerke).
5. Ensure that the battery is held securely in its socket and that the battery terminals make
good contact with the socket terminals.
6. Close the bottom access cover.
1.5.2 Post modification tests
To ensure that the replacement battery maintains the time and status data if the auxiliary
supply fails, scroll across to the DATE and TIME cell, then scroll down to Battery Status
which should read Healthy.
If you need further confirmation that the replacement battery is installed correctly, perform
the commissioning test in section 5.2.3 Date and Time of chapter P64x/EN CM.
1.5.3 Battery disposal
Dispose of the removed battery according to the disposal procedure for Lithium batteries in
the country in which the relay is installed.
1.6 Cleaning
Before cleaning the relay ensure that all ac and dc supplies, current transformer and voltage
transformer connections are isolated to prevent any chance of an electric shock while
cleaning.
Only clean the equipment with a lint-free cloth dampened with clean water. Do not use
detergents, solvents or abrasive cleaners as they may damage the relays surface and leave
a conductive residue.



MT
Troubleshooting P64x/EN TS/A42

MiCOM P642, P643, P645


TS
TROUBLESHOOTING









Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)

P64x/EN TS/A42 Troubleshooting



MiCOM P642, P643, P645

TS


Troubleshooting P64x/EN TS/A42-S

MiCOM P642, P643, P645

(TS) 12-1

TS
CONTENTS
(TS) 12-
1. INTRODUCTION 3
2. INITIAL PROBLEM IDENTIFICATION 3
3. POWER UP ERRORS 3
4. ERROR MESSAGE OR CODE ON POWER-UP 4
5. OUT OF SERVICE LED ON AT POWER-UP 5
6. ERROR CODE DURING OPERATION 6
7. MAL-OPERATION OF THE RELAY DURING TESTING 7
7.1 Failure of output contacts 7
7.2 Failure of opto-isolated inputs 7
7.3 Incorrect analog signals 8
7.4 PSL editor troubleshooting 8
7.4.1 Diagram reconstruction after recover from relay 8
7.4.2 PSL version check 8
8. REPAIR AND MODIFICATION PROCEDURE 9



P64x/EN TS/A42 Troubleshooting

(TS) 12-2

MiCOM P642, P643, P645

TS
Troubleshooting P64x/EN TS/A42-S

MiCOM P642, P643, P645

(TS) 12-3

TS
1. INTRODUCTION
Before carrying out any work on the equipment, the user should be familiar with the contents
of the Safety and Technical Data sections and the ratings on the equipments rating label
The purpose of this section of the service manual is to allow an error condition on the relay
to be identified so that appropriate corrective action can be taken.
If the relay develops a fault, usually it is possible to identify which relay module needs
attention. The Maintenance chapter (P64x/EN MT), advises on the recommended method of
repair where faulty modules need replacing. It is not possible to perform an on-site repair to
a faulty module.
If a faulty relay or module is returned to the manufacturer or one of their approved service
centers, include a completed copy of the Repair or Modification Return Authorization (RMA)
form at the end of this chapter.

2. INITIAL PROBLEM IDENTIFICATION
Use Table 1 to find the description that best matches the problem, then consult the
referenced section for a more detailed analysis of the problem.
Symptom Refer To
Relay fails to power up Section 4
Relay powers up but indicates an error and halts during the
power-up sequence
Section 5
Relay Powers up but the Out of Service LED is ON Section 6
Error during normal operation Section 7
Mal-operation of the relay during testing Section 8
Table 1: Problem identification

P64x/EN TS/A42-S Troubleshooting

(TS) 12-4

MiCOM P642, P643, P645

TS
3. POWER UP ERRORS
If the relay does not appear to power up, use the procedure in Table 2 to determine whether
the fault is in the external wiring, auxiliary fuse, relay power supply module or relay front
panel.
Test Check Action
1
Measure the auxiliary voltage on
terminals 1 and 2. Verify the
voltage level and polarity against
the rating label on the front.
Terminal 1 is dc, 2 is +dc
If the auxiliary voltage is correct, go to test 2.
Otherwise check the wiring and fuses in the
auxiliary supply.
2
Check the LEDs and LCD
backlight switch ON at power-up.
Also check the N/O watchdog
contact for closing.
If the LEDs and LCD backlight switch ON or
the contact closes and no error code is
displayed, the error is probably on the main
processor board in the front panel.
If the LEDs and LCD backlight do not switch
ON and the contact does not close, go to
test 3.
3
Check the field voltage output
(nominally 48 V DC)
If there is no field voltage, the fault is probably
in the relay power supply module.
Table 2: Failure of relay to power up
Troubleshooting P64x/EN TS/A42-S

MiCOM P642, P643, P645

(TS) 12-5

TS
4. ERROR MESSAGE OR CODE ON POWER-UP
The relay performs a self-test during power-up. If it detects an error, a message appears on
the LCD and the power-up sequence stops. If the error occurs when the relay application
software is running, a maintenance record is created and the relay reboots.
Test Check Action
1
Is an error message or code
permanently displayed during
power up?
If the relay locks up and displays an error
code permanently, go to test 2.
If the relay prompts for user input, go to
test 4.
If the relay reboots automatically, go to test 5
2
Record displayed error, then
remove and re-apply relay auxiliary
supply.
Record whether the same error code is
displayed when the relay is rebooted. If no
error code is displayed, contact the local
service center stating the error code and
relay information. If the same code is
displayed, go to test 3.
Error code Identification
The following text messages (in
English) are displayed if a
fundamental problem is detected,
preventing the system from
booting:
Bus Fail address lines
SRAM Fail data lines
FLASH Fail format error
FLASH Fail checksum
Code Verify Fail
The following hex error codes
relate to errors detected in specific
relay modules:
These messages indicate that a problem has
been detected on the relays main processor
board in the front panel.
0c140005/0c0d0000 Input Module (including opto-isolated inputs)
0c140006/0c0e0000 Output Relay Cards
3
The last four digits provide details
on the actual error.
Other error codes relate to hardware or
software problems on the main processor
board. Contact Schneider Electric with
details of the problem for a full analysis.
4
The relay displays a message for
corrupt settings and prompts for
the default values to be restored
for the affected settings.
The power-up tests have detected corrupted
relay settings. Restore the default settings to
allow the power-up to complete, then
reapply the application-specific settings.
P64x/EN TS/A42-S Troubleshooting

(TS) 12-6

MiCOM P642, P643, P645

TS
Test Check Action
5
The relay resets when the power-
up is complete. A record error
code is displayed
Error 0x0E080000, programmable scheme
logic error due to excessive execution time.
Restore the default settings by powering up
with the and keys pressed, then
confirm restoration of defaults at the prompt
using the key. If the relay powers up
successfully, check the programmable logic
for feedback paths.
Other error codes relate to software errors
on the main processor board, contact
Schneider Electric.
Table 3: Power-up self-test error

Troubleshooting P64x/EN TS/A42-S

MiCOM P642, P643, P645

(TS) 12-7

TS
5. OUT OF SERVICE LED ON AT POWER-UP
Test Check Action
1
Using the relay menu, confirm the
Commission Test/Test Mode
setting is Enabled. If it is not
Enabled, go to test 2.
If the setting is Enabled, disable the test
mode and make sure the Out of Service
LED is OFF
2
Select View Records, then view
the last maintenance record from
the menu.
Check for H/W Verify Fail. This indicates a
discrepancy between the relay model
number and the hardware. Examine the
Maint. Data; this indicates the causes of the
failure using bit fields:
Bit Meaning

0 The application type field in the
model number does not match
the software ID

1 The application field in the model
number does not match the
software ID

2 The variant 1 field in the model
number does not match the
software ID

3 The variant 2 field in the model
number does not match the
software ID

4 The protocol field in the model
number does not match the
software ID

5 The language field in the model
number does not match the
software ID

6 The VT type field in the model
number is incorrect (110V VTs fitted)

7 The VT type field in the model
number is incorrect (440V VTs fitted)

8 The VT type field in the model
number is incorrect (no VTs fitted)
Table 4: Out of service LED illuminated
P64x/EN TS/A42-S Troubleshooting

(TS) 12-8

MiCOM P642, P643, P645

TS
6. ERROR CODE DURING OPERATION
The relay performs continuous self-checking. If the relay detects an error it displays an error
message, logs a maintenance record and after a 1.6 second delay the relay resets. A
permanent problem (for example due to a hardware fault) is usually detected in the power-up
sequence, then the relay displays an error code and halts. If the problem was transient, the
relay reboots correctly and continues operation. By examining the maintenance record
logged, the nature of the detected fault can be determined.
If the relays self-check detects a failure of the field voltage or the lithium battery, the relay
displays an alarm message and logs a maintenance record but the relay does not reset.
If the relay detects the field voltage has dropped below threshold, a scheme logic signal is
set. This allows the scheme logic to be adapted specifically for this failure (for example if a
blocking scheme is being used).
To prevent the relay from issuing an alarm when there is a battery failure, select Date and
Time then Battery Alarm then Disabled. The relay can then be used without a battery and
no battery alarm message appears.
If there is an RTD board failure, an RTD board fail message appears, the RTD protection is
disabled, but the rest of the relay functions normally.
Troubleshooting P64x/EN TS/A42-S

MiCOM P642, P643, P645

(TS) 12-9

TS
7. MAL-OPERATION OF THE RELAY DURING TESTING
7.1 Failure of output contacts
An apparent failure of the relay output contacts can be caused by the relay configuration.
Perform the following tests to identify the real cause of the failure. The relay self-tests verify
that the coil of the contact has been energized. An error is displayed if there is a fault in the
output relay board.
Test Check Action
1
Is the Out of Service LED ON? If this LED is ON, the relay may be in test
mode or the protection has been disabled
due to a hardware verify error (see Table 4).
2
Examine the Contact status in the
Commissioning section of the
menu.
If the relevant bits of the contact status are
operated, go to test 4; if not, go to test 3.
3
Examine the fault record or use the
test port to check the protection
element is operating correctly.
If the protection element does not operate,
check the test is correctly applied.
If the protection element operates, check the
programmable logic to make sure the
protection element is correctly mapped to the
contacts.
4
Using the Commissioning/Test
mode function, apply a test pattern
to the relevant relay output
contacts. Consult the correct
external connection diagram and
use a continuity tester at the rear
of the relay to check the relay
output contacts operate.
If the output relay operates, the problem
must be in the external wiring to the relay. If
the output relay does not operate the output
relay contacts may have failed (the self-tests
verify that the relay coil is being energized).
Ensure the closed resistance is not too high
for the continuity tester to detect.
Table 5: Failure of output contacts
7.2 Failure of opto-isolated inputs
The opto-isolated inputs are mapped onto the relay internal signals using the programmable
scheme logic. If an input does not appear to be recognized by the relay scheme logic, use
the Commission Tests/Opto Status menu option to check whether the problem is in the opto-
isolated input or the mapping of its signal to the scheme logic functions. If the opto-isolated
input does appear to be read correctly, examine its mapping in the programmable logic.
If the relay does not correctly read the opto-isolated input state, test the applied signal.
Verify the connections to the opto-isolated input using the correct wiring diagram and the
nominal voltage settings in the Opto Config. menu. In the Opto Config. menu select the
nominal battery voltage for all opto inputs by selecting one of the five standard ratings in the
Global Nominal V settings. Select Custom to set each opto input individually to a nominal
voltage. Using a voltmeter, check the voltage on its input terminals is greater than the
minimum pick-up level. See chapter P64x/EN TD for opto pick-up levels. If the signal is
correctly applied to the relay, the failure may be on the input card. Depending on which
opto-isolated input has failed, the complete analog input module or a separate opto board
may need to be replaced. The board in the analog input module cannot be individually
replaced without recalibrating the relay.


P64x/EN TS/A42-S Troubleshooting

(TS) 12-10

MiCOM P642, P643, P645

TS
7.3 Incorrect analog signals
The measurements can be configured in primary or secondary to assist. If the analog
quantities measured by the relay do not seem correct, use the measurement function of the
relay to determine the type of problem. Compare the measured values displayed by the
relay with the actual magnitudes at the relay terminals. Check the correct terminals are used
(in particular the dual-rated CT inputs) and check the CT and VT ratios set on the relay are
correct. Use the correct 120 degree displacement of the phase measurements to confirm
the inputs are correctly connected.
7.4 PSL editor troubleshooting
A failure to open a connection could be due to one or more of the following:
The relay address is not valid (this address is always 1 for the front port)
Password in not valid
Communication set-up (COM port, Baud rate, or Framing) is not correct
Transaction values are not suitable for the relay or the type of connection
Modem configuration is not valid. Changes may be necessary when using a modem
The connection cable is not wired correctly or broken. See MiCOM S1 Studio
connection configurations
The option switches on any KITZ101/102 in use may be incorrectly set
7.4.1 Diagram reconstruction after recover from relay
Although a scheme can be extracted from a relay, the facility is provided to recover a
scheme if the original file is unobtainable.
A recovered scheme is logically correct but much of the original graphical information is lost.
Many signals are drawn in a vertical line down the left side of the canvas. Links are drawn
orthogonally using the shortest path from A to B.
Any annotation added to the original diagram such as titles and notes are lost.
Sometimes a gate type does not appear as expected. For example, a 1-input AND gate in
the original scheme appears as an OR gate when uploaded. Programmable gates with an
inputs-to-trigger value of 1 also appear as OR gates.
7.4.2 PSL version check
The PSL is saved with a version reference, time stamp and CRC check. This gives a visual
check whether the default PSL is in place or whether a new application has been
downloaded.
Troubleshooting P64x/EN TS/A42-S

MiCOM P642, P643, P645

(TS) 12-11

TS
8. REPAIR AND MODIFICATION PROCEDURE
Please follow these steps to return an Automation product to us:
1. Get the Repair and Modification Return Authorization (RMA) form
Find a copy of the RMA form at the end of this section.

2. Fill in the RMA form
Fill in only the white part of the form.
Please ensure that all fields marked (M) are completed such as:
Equipment model
Model No. and Serial No.
Description of failure or modification required (please be specific)
Value for customs (in case the product requires export)
Delivery and invoice addresses
Contact details

3. Receive from local service contact, the information required to ship the product
Your local service contact will provide you with all the information:
Pricing details
RMA n
Repair center address
If required, an acceptance of the quote must be delivered before going to the next stage.

4. Send the product to the repair center
Address the shipment to the repair center specified by your local contact
Make sure all items are packaged in an anti-static bag and foam protection
Make sure a copy of the import invoice is attached with the returned unit
Make sure a copy of the RMA form is attached with the returned unit
E-mail or fax a copy of the import invoice and airway bill document to your local
contact.

P64x/EN TS/A42-S Troubleshooting

(TS) 12-12

MiCOM P642, P643, P645

TS





REPAIR/MODIFICATION RETURN AUTHORIZATION FORM
FIELDS IN GREY TO BE FILLED IN BY SCHNEIDER ELECTRIC PERSONNEL ONLY
Reference RMA: Date:
Repair Center Address (for shipping)

Service Type
Retrofit
Warranty
Paid service
Under repair contract
Wrong supply
LSC PO No.:

Schneider Electric - Local Contact Details
Name:
Telephone No.:
Fax No.:
E-mail:

IDENTIFICATION OF UNIT
Fields marked (M) are mandatory, delays in return will occur if not completed.
Model No./Part No.: (M)
Manufacturer Reference: (M)
Serial No.: (M)
Software Version:
Quantity:
Site Name/Project:
Commissioning Date:
Under Warranty: Yes No
Additional Information:
Customer P.O (if paid):

FAULT INFORMATION
Type of Failure
Hardware fail
Mechanical fail/visible defect
Software fail
Other:


Fault Reproducibility
Fault persists after removing, checking on test bench
Fault persists after re-energization
Intermittent fault
Found Defective
During FAT/inspection
On receipt
During installation/commissioning
During operation
Other:





Description of Failure Observed or Modification Required - Please be specific (M)













FOR REPAIRS ONLY
Would you like us to install an updated firmware version after repair? Yes No

CUSTOMS & INVOICING INFORMATION
Required to allow return of repaired items
Value for Customs (M)
Customer Invoice Address ((M) if paid)





Customer Return Delivery Address
(full street address) (M)



Part shipment accepted Yes No
OR Full shipment required Yes No
Contact Name:
Telephone No.:
Fax No.:
E-mail:
Contact Name:
Telephone No.:
Fax No.:
E-mail:

REPAIR TERMS
1. Please ensure that a copy of the import invoice is attached with the returned unit, together with the
airway bill document. Please fax/e-mail a copy of the appropriate documentation (M).
2. Please ensure the Purchase Order is released, for paid service, to allow the unit to be shipped.
3. Submission of equipment to Schneider Electric is deemed as authorization to repair and acceptance of
quote.
4. Please ensure all items returned are marked as Returned for Repair/Modification and protected by
appropriate packaging (anti-static bag for each board and foam protection).

SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645


SC
SCADA COMMUNICATIONS








Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)

P64x/EN SC/A42 SCADA Communications



MiCOM P642, P643, P645

SC
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-1

SC
CONTENTS
(SC) 13-
1. INTRODUCTION 5
2. REAR PORT INFORMATION AND CONNECTION ADVICE EIA(RS)-485
PROTOCOLS 6
2.1.1 Rear communication port EIA(RS)-485 interface 6
2.2 EIA(RS)-485 bus 6
2.2.1 Bus termination 6
2.2.2 Bus connections & topologies 6
2.2.3 Biasing 7
2.2.4 Courier communication 8
2.2.5 MODBUS communication 10
2.2.6 IEC 60870-5 CS 103 communication 12
2.2.7 DNP3.0 communication 13
2.3 Second rear communication port 15
3. COURIER INTERFACE 18
3.1 Courier protocol 18
3.2 Front courier port 18
3.3 Supported command set 19
3.4 Relay courier database 20
3.5 Setting changes 20
3.5.1 Method 1 20
3.5.2 Method 2 20
3.5.3 Relay settings 21
3.5.4 Setting transfer mode 21
3.6 Event extraction 21
3.6.1 Automatic event extraction 21
3.6.2 Event types 22
3.6.3 Event format 22
3.6.4 Manual event record extraction 22
3.7 Disturbance record extraction 23
3.8 Programmable scheme logic settings 23
4. MODBUS INTERFACE 24
4.1 Serial interface 24
4.1.1 Character framing 24
4.1.2 Maximum MODBUS query and response frame size 24
4.1.3 User configurable communications parameters 24
4.2 Supported MODBUS query functions 24
4.3 MODBUS response code interpretation 25
P64x/EN SC/A42 SCADA Communications

(SC) 13-2

MiCOM P642, P643, P645

SC
4.4 Maximum query and response parameters 26
4.5 Register mapping 26
4.5.1 Conventions 26
4.5.1.1 Memory pages 26
4.5.1.2 MODBUS register identification 27
4.6 Register map 28
4.7 Measurement values 29
4.8 Binary status information 35
4.9 Measurement and binary status 3x register sets 38
4.10 Controls 38
4.11 Event extraction 42
4.11.1 Manual extraction procedure 43
4.11.2 Automatic extraction procedure 43
4.11.3 Record data 45
4.11.4 Event record deletion 47
4.11.5 Legacy event record support 47
4.12 Disturbance record extraction 48
4.12.1 Interface registers 48
4.12.2 Extraction procedure 50
4.12.2.1 Manual extraction procedure 50
4.12.2.2 Automatic extraction procedure - option 1 52
4.12.2.3 Automatic extraction procedure - option 2 53
4.12.2.4 Extracting the disturbance data 54
4.12.3 Storage of extracted data 56
4.12.3.1 Storing the configuration file 56
4.12.3.2 Storing the binary data file 56
4.12.4 Disturbance record deletion 56
4.13 Setting changes 56
4.13.1 Password protection 57
4.13.2 Control and support settings 57
4.13.2.1 Time synchronization 57
4.13.3 Disturbance recorder configuration settings 57
4.13.4 Protection settings 58
4.13.5 Scratchpad management 58
4.14 Register data types 58
4.15 Numeric setting (data types G2 & G35) 59
4.16 Date and time format (data type G12) 59
4.17 Power and energy measurement data formats (G29 & G125) 61
4.17.1 Data type G29 61
4.17.2 Data type G125 62
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-3

SC
5. IEC60870-5-103 INTERFACE 63
5.1 Physical connection and link layer 63
5.2 Initialization 63
5.3 Time synchronization 63
5.4 Spontaneous events 64
5.5 General interrogation 64
5.6 Cyclic measurements 64
5.7 Commands 64
5.8 Test mode 64
5.9 Disturbance records 64
5.10 Blocking of monitor direction 64
6. DNP3.0 INTERFACE 65
6.1 DNP3.0 protocol 65
6.2 DNP3.0 menu setting 65
6.3 Object 1 binary inputs 66
6.4 Object 10 binary outputs 66
6.5 Object 20 binary counters 67
6.6 Object 30 analog input 68
6.7 Object 40 analog output 68
6.8 DNP3.0 configuration using MiCOM S1 Studio 68
7. IEC 61850 ETHERNET INTERFACE 69
7.1 Introduction 69
7.2 What is IEC 61850? 69
7.2.1 Interoperability 69
7.2.2 The data model 69
7.3 IEC 61850 in MiCOM relays 71
7.3.1 Capability 71
7.3.2 IEC 61850 configuration 73
7.3.2.1 Configuration banks 73
7.3.2.2 Network connectivity 73
7.4 The data model of MiCOM relays 74
7.5 The communication services of MiCOM relays 74
7.6 Peer-to-peer (GSE) communications 74
7.6.1 Scope 74
7.6.2 IEC 61850 GOOSE configuration 75
7.7 Ethernet functionality 75
7.7.1 Ethernet disconnection 75
7.7.2 Loss of power 75
P64x/EN SC/A42 SCADA Communications

(SC) 13-4

MiCOM P642, P643, P645

SC
8. SECOND REAR COMMUNICATIONS PORT (COURIER) 76
8.1 Courier protocol 76
8.2 Event extraction 76
8.3 Disturbance record extraction 76
8.4 Connection to the second rear port 77
9. SK5 PORT CONNECTION 78


FIGURES
Figure 1 EIA(RS)-485 bus connection arrangements 7
Figure 2 Remote communication connection arrangements 8
Figure 3 Second rear port K-Bus application 16
Figure 4 Second rear port EIA(RS)-485 example 17
Figure 5 Second rear port EIA(RS)-232 example 17
Figure 6 Automatic event extraction procedure 44
Figure 7 Manual selection of a disturbance record 51
Figure 8 Automatic selection of a disturbance - option 1 52
Figure 9 Automatic selection of a disturbance - option 2 53
Figure 10 Extracting the COMTRADE configuration file 54
Figure 11 Extracting the COMTRADE binary data file 55
Figure 12 Behavior when control input is set to pulsed or latched 67
Figure 13 Data model layers in IEC 61850 70


SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-5

SC
1. INTRODUCTION
This chapter describes the remote interfaces of the MiCOM relay in enough detail to allow
integration in a substation communication network. As has been outlined in earlier chapters,
the relay supports a choice of one of four protocols through the rear communication
interface, selected using the model number when ordering. This is in addition to the front
serial interface and second rear communications port, which supports the Courier protocol
only.
The rear EIA(RS)-485 interface is isolated and is suitable for permanent connection
whichever protocol is selected. The advantage of this type of connection is that up to 32
relays can be daisy-chained together using a simple twisted-pair electrical connection.
For each of the protocol options, the supported functions and commands are listed with the
database definition. The operation of standard procedures such as extraction of event, fault
and disturbance records, or setting changes is also described.
The descriptions in this chapter do not aim to fully describe the protocol in detail. Refer to
the relevant documentation protocol for this information. This chapter describes the specific
implementation of the protocol in the relay.
P64x/EN SC/A42 SCADA Communications

(SC) 13-6

MiCOM P642, P643, P645

SC
2. REAR PORT INFORMATION AND CONNECTION ADVICE EIA(RS)-485
PROTOCOLS
2.1.1 Rear communication port EIA(RS)-485 interface
The rear EIA(RS)-485 communication port is provided by a 3-terminal screw connector on
the back of the relay. See chapter P145/EN IN for details of the connection terminals. The
rear port provides K-Bus/EIA(RS)-485 serial data communication and is intended for use
with a permanently-wired connection to a remote control center. Of the three connections,
two are for the signal connection, and the other is for the earth shield of the cable. When the
K-Bus option is selected for the rear port, the two signal connections are not polarity
conscious, however for MODBUS, IEC60870-5-103 and DNP3.0 care must be taken to
observe the correct polarity.
The protocol provided by the relay is indicated in the relay menu in the Communications
column. Using the keypad and LCD, first check that the Comms. settings cell in the
Configuration column is set to Visible, then move to the Communications column. The
first cell down the column shows the communication protocol that is being used by the rear
port.
2.2 EIA(RS)-485 bus
The EIA(RS)-485 two-wire connection provides a half-duplex fully isolated serial connection
to the product. The connection is polarized and while the products connection diagrams
show the polarization of the connection terminals, there is no agreed definition of which
terminal is which. If the master is unable to communicate with the product and the
communication parameters match, make sure the two-wire connection is not reversed.
EIA(RS)-485 provides the capability to connect multiple devices to the same two-wire bus.
MODBUS is a master-slave protocol, so one device is the master, and the remaining devices
are slaves. It is not possible to connect two masters to the same bus, unless they negotiate
bus access.
2.2.1 Bus termination
The EIA(RS)-485 bus must have 120 (Ohm) Watt terminating resistors fitted at either
end across the signal wires, see Figure 1. Some devices may be able to provide the bus
terminating resistors by different connection or configuration arrangements, in which case
separate external components are not needed. However, this product does not provide such
a facility, so if it is located at the bus terminus, an external termination resistor is needed.
2.2.2 Bus connections & topologies
The EIA(RS)-485 standard requires each device to be directly connected to the physical
cable that is the communications bus. Stubs and tees are expressly forbidden, as are star
topologies. Loop bus topologies are not part of the EIA(RS)-485 standard and are forbidden
by it.
Two-core screened cable is recommended. The specification of the cable depends on the
application, although a multi-strand 0.5 mm
2
per core is normally adequate. Total cable
length must not exceed 1000 m. The screen must be continuous and connected at one end,
normally at the master connection point. It is important to avoid circulating currents,
especially when the cable runs between buildings, for both safety and noise reasons.
This product does not provide a signal ground connection. If the bus cable has a signal
ground connection, it must be ignored. However, the signal ground must have continuity for
the benefit of other devices connected to the bus. For both safety and noise reasons, the
signal ground must never be connected to the cables screen or to the products chassis.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-7

SC
2.2.3 Biasing
It may also be necessary to bias the signal wires to prevent jabber. Jabber occurs when the
signal level has an indeterminate state because the bus is not being actively driven. This
can occur when all the slaves are in receive mode and the master is slow to switch from
receive mode to transmit mode. This may be because the master purposefully waits in
receive mode, or even in a high impedance state, until it has something to transmit. Jabber
causes the receiving device(s) to miss the first bits of the first character in the packet, which
results in the slave rejecting the message and consequentially not responding. Symptoms of
this are poor response times (due to retries), increasing message error counters, erratic
communications, and even a complete failure to communicate.
Biasing requires that the signal lines are weakly pulled to a defined voltage level of about
1 V. There should only be one bias point on the bus, which is best situated at the master
connection point. The DC source used for the bias must be clean, otherwise noise is
injected. Some devices may (optionally) be able to provide the bus bias, in which case
external components are not required.
0V
Master
Slave Slave Slave
6-9V DC
120 Ohm
120 Ohm
180 Ohm Bias
180 Ohm Bias
E
I
A
/
R
S
4
8
5
P1622ENa

Figure 1 EIA(RS)-485 bus connection arrangements
It is possible to use the products field voltage output (48 V DC) to bias the bus using values
of 2.2 k (W) as bias resistors instead of the 180 resistors shown in the above diagram.
Note the following warnings apply:
It is extremely important that the 120 termination resistors are fitted. Otherwise the
bias voltage may be excessive and may damage the devices connected to the bus.
As the field voltage is much higher than that required, Schneider Electric cannot assume
responsibility for any damage that may occur to a device connected to the network as a
result of incorrect application of this voltage.
Ensure the field voltage is not used for other purposes, such as powering logic inputs,
because noise may be passed to the communication network.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-8

MiCOM P642, P643, P645

SC
2.2.4 Courier communication
Courier is the communication language developed by Schneider Electric to allow remote
interrogation of its range of protection relays. Courier uses a master and slave. EIA(RS)-232
on the front panel allows only one slave but EIA(RS)-485 on the back panel allows up to 32
daisy-chained slaves. Each slave unit has a database of information and responds with
information from its database when requested by the master unit.
The relay is a slave unit that is designed to be used with a Courier master unit such as
MiCOM S1 Studio, MiCOM S10, PAS&T or a SCADA system. MiCOM S1 Studio is
compatible with Windows
TM
2000, XP or Vista and is specifically designed for setting
changes with the relay.
To use the rear port to communicate with a PC-based master station using Courier, a KITZ
K-Bus to EIA(RS)-232 protocol converter is needed. This unit is available from Schneider
Electric. A typical connection arrangement is shown in Figure 2. For more detailed
information on other possible connection arrangements, refer to the manual for the Courier
master station software and the manual for the KITZ protocol converter. Each spur of the K-
Bus twisted pair wiring can be up to 1000 m in length and have up to 32 relays connected to
it.

Figure 2 Remote communication connection arrangements
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-9

SC
Once the physical connection is made to the relay, configure the relays communication
settings using the keypad and LCD user interface.
1. In the relay menu, select the Configuration column, then check that the Comms.
settings cell is set to Visible.
2. Select the Communications column. Only two settings apply to the rear port using
Courier, the relays address and the inactivity timer. Synchronous communication is
used at a fixed baud rate of 64 kbits/s.
3. Move down the Communications column from the column heading to the first cell
down. This shows the communication protocol.

RP1 Protocol
Courier
4. The next cell down the column controls the address of the relay.

RP1 Address
1
Since up to 32 relays can be connected to one K-Bus spur, as shown in Figure 2, each relay
must have a unique address so that messages from the master control station are accepted
by one relay only. Courier uses an integer between 0 and 254 for the relay address that is
set with this cell. It is important that no two relays have the same Courier address. The
Courier address is then used by the master station to communicate with the relay.
5. The next cell down controls the inactivity timer.

RP1 Inactiv timer
10.00 mins.
The inactivity timer controls how long the relay waits without receiving any messages on the
rear port before it reverts to its default state, including revoking any password access that
was enabled. For the rear port this can be set between 1 and 30 minutes.
6. The next cell down controls the physical media used for the communication.

RP1 Physical link
Copper
The default setting is to select the copper electrical EIA(RS)-485 connection. If the optional
fiber optic connectors are fitted to the relay, this setting can be changed to Fiber optic. This
cell is also invisible if a second rear comms. port is fitted because it is mutually exclusive to
the fiber optic connectors.
7. As an alternative to running Courier over K-Bus, Courier over EIA(RS)-485 can be
selected. The next cell down indicates the status of the hardware.

RP1 Card status
EIA(RS)-232 OK

8. The next cell allows you to configure the port for EIA(RS)-485 or K-Bus.

P64x/EN SC/A42 SCADA Communications

(SC) 13-10

MiCOM P642, P643, P645

SC
RP1 Port config.
EIA(RS)-232

9. If using EIA(RS)-485, the next cell selects the communication mode. The choice is
either IEC60870 FT1.2 for normal operation with 11-bit modems, or 10-bit no parity.

RP1 Comms. Mode
IEC60870 FT1.2

10. If using EIA(RS)-485, the next cell down controls the baud rate. For K-Bus the baud
rate is fixed at 64 kbits/second between the relay and the KITZ interface at the end of
the relay spur.
Courier communications is asynchronous. Three baud rates are supported by the
relay, 9600 bits/s, 19200 bits/s and 38400 bits/s.

RP1 Baud rate
19200

If you modify protection and disturbance recorder settings using an on-line editor such as
PAS&T, you must confirm them. To do this, from the Configuration column select the Save
changes cell. Off-line editors such as MiCOM S1 Studio do not need this action for the
setting changes to take effect.
2.2.5 MODBUS communication
MODBUS is a master/slave communication protocol that can be used for network control. In
a similar way to Courier, the master device initiates all actions and the slave devices (the
relays) respond to the master by supplying the requested data or by taking the requested
action. MODBUS communication uses a twisted pair connection to the rear port and can be
used over a distance of 1000 m with up to 32 slave devices.
To use the rear port with MODBUS communication, configure the relays communication
settings using the keypad and LCD user interface.
1. In the relay menu, select the Configuration column, then check that the Comms.
settings cell is set to Visible.

2. Select the Communications column. Four settings apply to the rear port using
MODBUS that are described below. Move down the Communications column from
the column heading to the first cell down. This shows the communication protocol.

RP1 Protocol
MODBUS

3. The next cell down controls the MODBUS address of the relay.

RP1 MODBUS address
23
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-11

SC
Up to 32 relays can be connected to one MODBUS spur, therefore it is necessary for each
relay to have a unique address so that messages from the master control station are
accepted by one relay only. MODBUS uses an integer between 1 and 247 for the relay
address. It is important that no two relays have the same MODBUS address. The MODBUS
address is then used by the master station to communicate with the relay.
4. The next cell down controls the inactivity timer.

RP1 Inactiv timer
10.00 mins.
The inactivity timer controls how long the relay waits without receiving any messages on the
rear port before it reverts to its default state, including revoking any password access that
was enabled. For the rear port this can be set between 1 and 30 minutes.
5. The next cell down the column controls the baud rate to be used.

RP1 Baud rate
9600 bits/s
MODBUS communication is asynchronous. Three baud rates are supported by the relay,
9600 bits/s, 19200 bits/s and 38400 bits/s. It is important that whatever baud rate is selected
on the relay is the same as that set on the MODBUS master station.
6. The next cell down controls the parity format used in the data frames.

RP1 Parity
None
The parity can be set to be one of None, Odd or Even. It is important that whatever parity
format is selected on the relay is the same as that set on the MODBUS master station.
7. The next cell down controls the physical media used for the communication.

RP1 Physical link
Copper
The default setting is to select the copper electrical EIA(RS)-485 connection. If the optional
fiber optic connectors are fitted to the relay, this setting can be changed to Fiber optic. This
cell is also invisible if a second rear comms. port is fitted because it is mutually exclusive to
the fiber optic connectors.
8. The next cell down controls the format of the Date/Time (software 30 or later).

MODBUS
IEC time standard
The format can be selected as either Standard (as for IEC60870-5-4 Binary Time 2a) which
is the default, or to Reverse for compatibility with MICOM Px20 and Px30 product ranges.
For further information see section 4.16 in chapter P64x/EN SC.
P64x/EN SC/A42 SCADA Communications

(SC) 13-12

MiCOM P642, P643, P645

SC
2.2.6 IEC 60870-5 CS 103 communication
The IEC specification IEC 60870-5-103: Telecontrol Equipment and Systems, Part 5:
Transmission Protocols Section 103 defines the use of standards IEC 60870-5-1 to
IEC 60870-5-5 to perform communication with protection equipment. The standard
configuration for the IEC 60870-5-103 protocol is to use a twisted pair connection over
distances up to 1000 m. As an option for IEC 60870-5-103, the rear port can be specified to
use a fiber optic connection for direct connection to a master station. The relay operates as
a slave in the system, responding to commands from a master station. The method of
communication uses standardized messages which are based on the VDEW communication
protocol.

To use the rear port with IEC 60870-5-103 communication, configure the relays
communication settings using the keypad and LCD user interface.
1. In the relay menu, select the Configuration column, then check that the Comms.
settings cell is set to Visible.

2. Select the Communications column. Four settings apply to the rear port using IEC
60870-5-103 that are described below.

3. Move down the Communications column from the column heading to the first cell
down. This shows the communication protocol.

RP1 Protocol
IEC 60870-5-103

4. The next cell down controls the IEC 60870-5-103 address of the relay.

RP1 address
162
Up to 32 relays can be connected to one IEC 60870-5-103 spur, therefore it is necessary for
each relay to have a unique address so that messages from the master control station are
accepted by one relay only. IEC 60870-5-103 uses an integer number between 0 and 254
for the relay address. It is important that no two relays have the same IEC 60870-5-103
address. The IEC 60870-5-103 address is then used by the master station to communicate
with the relay.
5. The next cell down the column controls the baud rate to be used.

RP1 Baud rate
9600 bits/s
IEC 60870-5-103 communication is asynchronous. Two baud rates are supported by the
relay, 9600 bits/s and 19200 bits/s. It is important that whatever baud rate is selected on
the relay is the same as that set on the IEC 60870-5-103 master station.
6. The next cell down controls the period between IEC 60870-5-103 measurements.

RP1 Meas. Period
30.00 s
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-13

SC
The IEC 60870-5-103 protocol allows the relay to supply measurements at regular intervals.
The interval between measurements is controlled by this cell, and can be set between 1 and
60 seconds.
7. The following cell is not currently used but is available for future expansion.

RP1 Inactiv timer

8. The next cell down the column controls the physical media used for communication.

RP1 Physical link
Copper
The default setting is to select the copper electrical EIA(RS)-485 connection. If the optional
fiber optic connectors are fitted to the relay, this setting can be changed to Fiber optic. This
cell is also invisible if a second rear comms. port is fitted because it is mutually exclusive to
the fiber optic connectors.
9. The next cell down can be used for monitor or command blocking.

RP1 CS103 Blcking
There are three settings associated with this cell; these are:
Disabled - No blocking selected.
Monitor Blocking - When the monitor blocking DDB Signal is active high, either by
energizing an opto input or control input, reading of the status
information and disturbance records is not permitted. When in
this mode the relay returns a Termination of general
interrogation message to the master station.
Command Blocking - When the command blocking DDB signal is active high, either by
energizing an opto input or control input, all remote commands
are ignored, such as CB Trip/Close or change setting group.
When in this mode the relay returns a negative
acknowledgement of command message to the master station.
2.2.7 DNP3.0 communication
The DNP3.0 protocol is defined and administered by the DNP User Group. Information
about the user group, DNP3.0 in general and protocol specifications can be found on their
website: www.dnp.org
The relay operates as a DNP3.0 slave and supports subset level 2 of the protocol plus some
of the features from level 3. DNP3.0 communication is achieved using a twisted pair
connection to the rear port and can be used over a distance of 1000 m with up to 32 slave
devices.
1. To use the rear port with DNP3.0 communication, configure the relays communication
settings using the keypad and LCD user interface.

2. In the relay menu, select the Configuration column, then check that the Comms.
settings cell is set to Visible.

3. Four settings apply to the rear port using IEC 60870-5-103 that are described below.
P64x/EN SC/A42 SCADA Communications

(SC) 13-14

MiCOM P642, P643, P645

SC

4. Move down the Communications column from the column heading to the first cell
down. This shows the communication protocol.

RP1 Protocol
DNP3.0

5. The next cell controls the DNP3.0 address of the relay.

RP1 Address
232
Up to 32 relays can be connected to one DNP3.0 spur, therefore it is necessary for each
relay to have a unique address so that messages from the master control station are
accepted by only one relay. DNP3.0 uses a decimal number between 1 and 65519 for the
relay address. It is important that no two relays have the same DNP3.0 address. The
DNP3.0 address is then used by the master station to communicate with the relay.
6. The next cell down the column controls the baud rate to be used.

RP1 Baud rate
9600 bits/s
DNP3.0 communication is asynchronous. Six baud rates are supported by the relay
1200bits/s, 2400bits/s, 4800bits/s, 9600bits/s, 19200bits/s and 38400bits/s. It is important
that whatever baud rate is selected on the relay is the same as that set on the DNP3.0
master station.
7. The next cell down the column controls the parity format used in the data frames.

RP1 Parity
None
The parity can be set to be one of None, Odd or Even. It is important that whatever parity
format is selected on the relay is the same as that set on the DNP3.0 master station.
8. The next cell down the column controls the physical media used for the
communication.

RP1 Physical link
Copper
The default setting is to select the copper electrical EIA(RS)-485 connection. If the optional
fiber optic connectors are fitted to the relay, this setting can be changed to Fiber optic. This
cell is also invisible if a second rear comms. port is fitted because it is mutually exclusive to
the fiber optic connectors.
9. The next cell down the column sets the time synchronization request from the master
by the relay.
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-15

SC
RP1 Time sync.
Enabled
The time sync. can be set to either enabled or disabled. If enabled it allows the DNP3.0
master to synchronize the time.
2.3 Second rear communication port
For relays with Courier, MODBUS, IEC60870-5-103 or DNP3.0 protocol on the first rear
communications port there is the hardware option of a second rear communications port,
which runs the Courier language. This can be used over one of three physical links: twisted
pair K-Bus (non-polarity sensitive), twisted pair EIA(RS)-485 (connection polarity sensitive)
or EIA(RS)-232. The settings for this port are immediately below those for the first port. See
chapter P64x/EN IT.
1. Move down the settings until the following sub heading is displayed.

Rear port2
(RP2)

2. The next cell down indicates the language, which is fixed at Courier for RP2.

RP2 Protocol
Courier

3. The next cell down indicates the status of the hardware.

RP2 Card status
EIA(RS)-232 OK

4. The next cell allows port to be configured for EIA(RS)-232, EIA(RS)-485 or K-Bus.

RP2 Port config.
EIA(RS)-232

5. For EIA(RS)-232 and EIA(RS)-485, the next cell selects the communication mode.
The choice is either IEC60870 FT1.2 for normal operation with 11-bit modems, or 10-
bit no parity.

RP2 Comms. mode
IEC60870 FT1.2

6. The next cell down controls the comms. port address.

P64x/EN SC/A42 SCADA Communications

(SC) 13-16

MiCOM P642, P643, P645

RP2 Address
255
Since up to 32 relays can be connected to one K-Bus spur, as indicated in Figure 3, each
relay must have a unique address so that messages from the master control station are
accepted by one relay only. Courier uses an integer between 0 and 254 for the relay
address that is set with this cell. It is important that no two relays have the same Courier
address. The Courier address is then used by the master station to communicate with the
relay.
7. The next cell down controls the inactivity timer.

RP2 Inactivity timer
15 mins.
The inactivity timer controls how long the relay waits without receiving any messages on the
rear port before it reverts to its default state, including revoking any password access that
was enabled. For the rear port this can be set between 1 and 30 minutes.
8. For EIA(RS)-232 and EIA(RS)-485, the next cell down controls the baud rate.
For K-Bus the baud rate is fixed at 64 kbit/second between the relay and the KITZ
interface at the end of the relay spur.

RP2 Baud rate
19200
Courier communications is asynchronous. Three baud rates are supported by the relay,
9600 bits/s, 19200 bits/s and 38400 bits/s.
K-Bus Application example
SC
P2084ENA
3 Master stations configuration: SCADA (Px40 1st RP) via
KITZ101, K-Bus 2nd rear port via remote PC and S/S PC
2
nd
RP (Courier)
1
st
RP (Courier)
KITZ
201
modem modem
EIA(RS)232
EIA(RS)232
EIA(RS)232
port 1
EIA(RS)232
port 0
Master 1
Master 2
Master 3
K-Bus
port 3
P
O
W
E
R

S
U
P
P
L
Y
C
E
N
T
R
A
L

P
R
O
C
E
S
S
O
R
R.T.U.
To SCADA
K-Bus
Note: 1
st
RP could be any chosen protocol, 2
nd
RP is always Courier
KITZ102

Figure 3 Second rear port K-Bus application
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-17

2 Master stations configuration: SCADA (Px40 1st RP) via CK222, EIA485 2nd
rear port via remote PC, Px40 & Px30 mixture plus front access
2
nd
RP(EIA485)
1
st
RP(Modbus/ IEC103)
modem modem
EIA232
EIA232
EIA232
Master 1
Master 2
EIA485
PO
WE
R
SU
PPL
Y
CE
NT
RAL
PR
OC
ESS
OR R.T.U.
To SCADA
CK222
Front port
MiCOMS1
EIA232
Note: 1
st
RP could be any chosen protocol, 2
nd
RP is always Courier
CK222
KITZ202/ 4
EIA485
EIA(RS)485 Application example
P2085ENA

Figure 4 Second rear port EIA(RS)-485 example
P2086ENA
2 Master stations configuration: SCADA (Px40 1st RP) via CK222, EIA232 2nd rear
port via remote PC, max EIA232 bus distance 15m, PC local front/ rear access
2
nd
RP(EIA232)
modem modem
EIA232
EIA232
EIA232
Master 1
Master 2
EIA232
P
O
W
E
R

S
U
P
P
L
Y
C
E
N
T
R
A
L

P
R
O
C
E
S
S
O
R
R.T.U.
To SCADA
EIA232
splitter
Front port
MiCOMS1
EIA232
Note: 1
st
RP could be any chosen protocol, 2
nd
RP is always Courier
CK222
1
5
m
m
a
x
1
st
RP(Modbus / DNP/ IEC103)
EIA485
EIA(RS)232 Application example

SC
Figure 5 Second rear port EIA(RS)-232 example

P64x/EN SC/A42-S SCADA Communications

(SC) 13-18

MiCOM P642, P643, P645

SC
3. COURIER INTERFACE
3.1 Courier protocol
Courier is an Schneider Electric communication protocol. The concept of the protocol is that
a standard set of commands is used to access a database of settings and data in the relay.
This allows a generic master to be able to communicate with different slave devices. The
application-specific aspects are contained in the database rather than the commands used
to interrogate it, so the master station does not need to be preconfigured.
The same protocol can be used through two physical links K-Bus or EIA(RS)-232.
K-Bus is based on EIA(RS)-485 voltage levels with HDLC FM0 encoded synchronous
signaling and its own frame format. The K-Bus twisted pair connection is unpolarized,
whereas the EIA(RS)-485 and EIA(RS)-232 interfaces are polarized.
The EIA(RS)-232 interface uses the IEC60870-5 FT1.2 frame format.
The relay supports an IEC60870-5 FT1.2 connection on the front-port. This is intended for
temporary local connection and is not suitable for permanent connection. This interface
uses a fixed baud rate, 11-bit frame, and a fixed device address.
The rear interface is used to provide a permanent connection for K-Bus and allows
multi-drop connection. Although K-Bus is based on EIA(RS)-485 voltage levels, it is a
synchronous HDLC protocol using FM0 encoding. It is not possible to use a standard
EIA(RS)-232 to EIA(RS)-485 converter to convert IEC60870-5 FT1.2 frames to K-Bus. Also
it is not possible to connect K-Bus to an EIA(RS)-485 computer port. A protocol converter,
such as the KITZ101, should be used for this purpose.
For a detailed description of the Courier protocol, command-set and link description, see the
following documentation:
R6509 K-Bus Interface Guide
R6510 IEC60870 Interface Guide
R6511 Courier Protocol
R6512 Courier User Guide
3.2 Front courier port
The front EIA(RS)-232
1
9 pin port supports the Courier protocol for one-to-one
communication. It is designed for use during installation and commissioning/maintenance
and is not suitable for permanent connection. Since this interface is not used to link the relay
to a substation communication system, some of the features of Courier are not implemented.
These are as follows:
Automatic extraction of Event Records
Courier Status byte does not support the Event flag.
Send Event/Accept Event commands are not implemented.
Automatic extraction of Disturbance records
Courier Status byte does not support the Disturbance flag.
Busy Response Layer
Courier Status byte does not support the Busy flag, the only response to a request
is the final data.

1
This port complies with EIA(RS)-574; the 9-pin version of EIA(RS)-232, see www.tiaonline.org.
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-19

SC
Fixed Address
The address of the front Courier port is always 1; the Change Device address
command is not supported.
Fixed Baud Rate
19200 bps.
Although automatic extraction of event and disturbance records is not supported,
it is possible to manually access this data through the front port.
3.3 Supported command set
The following Courier commands are supported by the relay:
Protocol Layer
Reset Remote Link
Poll Status
Poll Buffer*
Low Level Commands
Send Event*
Accept Event*
Send Block
Store Block Identifier
Store Block Footer
Menu Browsing
Get Column Headings
Get Column Text
Get Column Values
Get Strings
Get Text
Get Value
Get Column Setting Limits
Setting Changes
Enter Setting Mode
Preload Setting
Abort Setting
Execute Setting
Reset Menu Cell
Set Value
Control Commands
Select Setting Group
Change Device Address*
Set Real Time
Note: Commands marked with an asterisk (*) are not supported through the
front Courier port.
P64x/EN SC/A42 SCADA Communications

(SC) 13-20

MiCOM P642, P643, P645

SC
3.4 Relay courier database
The Courier database is two-dimensional. Each cell in the database is referenced by a row
and column address. Both the column and the row can take a range from 0 to 255.
Addresses in the database are specified as hexadecimal values, for example, 0A02 is
column 0A (10 decimal) row 02. Associated settings or data are part of the same column.
Row zero of the column has a text string to identify the contents of the column and to act as
a column heading.
The Relay Menu Database document P64x/EN MD contains the complete database
definition for the relay. For each cell location the following information is stated:
Cell Text
Cell Data type
Cell value
Whether the cell is settable, if so
Minimum value
Maximum value
Step size
Password Level required to allow setting changes
String information (for Indexed String or Binary flag cells)
3.5 Setting changes
(See R6512, Courier User Guide - Chapter 9)
Courier provides two mechanisms for making setting changes, both of these are supported
by the relay. Either method can be used for editing any of the settings in the relay database.
3.5.1 Method 1
This uses a combination of three commands to perform a settings change:
Enter Setting Mode Checks that the cell is settable and returns the limits.
Preload Setting Places a new value to the cell. This value is echoed to ensure that
setting corruption has not taken place. The validity of the setting is
not checked by this action.
Execute Setting Confirms the setting change. If the change is valid, a positive
response is returned. If the setting change fails, an error response is
returned.
Abort Setting This command can be used to abandon the setting change.
This is the most secure method. It is ideally suited to on-line editors because the setting
limits are taken from the relay before the setting change is made. However, this method can
be slow if many settings are being changed because three commands are required for each
change.
3.5.2 Method 2
The Set Value command can be used to directly change a setting, the response to this
command is either a positive confirm or an error code to indicate the nature of a failure. This
command can be used to implement a setting more rapidly than the previous method,
however the limits are not extracted from the relay. This method is most suitable for off-line
setting editors such as MiCOM S1 Studio, or for issuing preconfigured (SCADA) control
commands.
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-21

SC
3.5.3 Relay settings
There are three categories of settings in the relay database:
Control and support
Disturbance recorder
Protection settings group
Setting changes made to the control and support settings are implemented immediately and
stored in non-volatile memory. Changes made to either the Disturbance recorder settings or
the Protection Settings Groups are stored in a scratchpad memory and are not immediately
implemented by the relay.
To action setting changes stored in the scratchpad the Save Changes cell in the
Configuration column must be written to. This allows the changes to either be confirmed
and stored in non-volatile memory, or the setting changes to be aborted.
3.5.4 Setting transfer mode
If it is necessary to transfer all of the relay settings to or from the relay, a cell in the
Communication System Data column can be used. This cell (location BF03) when set to 1
makes all of the relay settings visible. Any setting changes made with the relay set in this
mode are stored in scratchpad memory, including control and support settings. When the
value of BF03 is set back to 0, any setting changes are verified and stored in non-volatile
memory.
3.6 Event extraction
Events can be extracted either automatically (rear port only) or manually (either Courier
port). For automatic extraction all events are extracted in sequential order using the
standard Courier event mechanism, this includes fault/maintenance data if appropriate. The
manual approach allows the user to select events, faults, or maintenance data at random
from the stored records.
3.6.1 Automatic event extraction
(See Chapter 7 Courier User Guide, publication R6512).
This method is intended for continuous extraction of event and fault information as it is
produced. It is only supported through the rear Courier port.
When new event information is created, the Event bit is set in the Status byte. This indicates
to the Master device that event information is available. The oldest, unextracted event can
be extracted from the relay using the Send Event command. The relay responds with the
event data, which is either a Courier Type 0 or Type 3 event. The Type 3 event is used for
fault records and maintenance records.
Once an event has been extracted from the relay, the Accept Event can be used to confirm
that the event has been successfully extracted. If all events have been extracted, the event
bit is reset. If there are more events still to be extracted, the next event can be accessed
using the Send Event command as before.
P64x/EN SC/A42 SCADA Communications

(SC) 13-22

MiCOM P642, P643, P645

SC
3.6.2 Event types
Events are created by the relay under the following circumstances:
Change of state of output contact
Change of state of opto input
Protection element operation
Alarm condition
Setting change
Password entered/timed-out
Fault record (Type 3 Courier Event)
Maintenance record (Type 3 Courier Event)
3.6.3 Event format
The Send Event command results in the following fields being returned by the relay:
Cell reference
Time stamp
Cell text
Cell value
The Relay Menu Database document, P64x/EN MD, contains a table of the events created
by the relay and indicates how the contents of the above fields are interpreted. Fault records
and Maintenance records return a Courier Type 3 event, which contains the above fields with
two additional fields:
Event extraction column
Event number
These events contain additional information that is extracted from the relay using the
referenced extraction column. Row 01 of the extraction column contains a setting that allows
the fault/maintenance record to be selected. This setting should be set to the event number
value returned in the record. The extended data can be extracted from the relay by
uploading the text and data from the column.
3.6.4 Manual event record extraction
Column 01 of the database can be used for manual viewing of event, fault, and maintenance
records. The contents of this column depends on the nature of the record selected. It is
possible to select events by event number and to directly select a fault record or
maintenance record by number.
Event Record selection (Row 01)
This cell can be set to a value between 0 to 249 to select which of the 250 stored events is
selected. 0 selects the most recent record and 249 the oldest stored record. For simple
event records, (Type 0) cells 0102 to 0105 contain the event details. A single cell is used to
represent each of the event fields. If the event selected is a fault or maintenance record
(Type 3), the remainder of the column contains the additional information.
Fault Record Selection (Row 05)
This cell can be used to select a fault record directly, using a value between 0 and 4 to select
one of up to five stored fault records. (0 is the most recent fault and 4 is the oldest). The
column then contains the details of the fault record selected.
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-23

SC
Maintenance Record Selection (Row F0)
This cell can be used to select a maintenance record using a value between 0 and 4. This
cell operates in a similar way to the fault record selection.
If this column is used to extract event information from the relay, the number associated with
a particular record changes when a new event or fault occurs.
3.7 Disturbance record extraction
The stored disturbance records in the relay are accessible in a compressed format through
the Courier interface. The records are extracted using column B4. Cells required for
extraction of uncompressed disturbance records are not supported.
Select Record Number (Row 01)
This cell can be used to select the record to be extracted. Record 0 is the oldest unextracted
record, already extracted older records are assigned positive values, and negative values
are used for more recent records. To help automatic extraction through the rear port, the
Disturbance bit of the Status byte is set by the relay whenever there are unextracted
disturbance records.
Once a record has been selected, using the above cell, the time and date of the record can
be read from cell 02. The disturbance record can be extracted using the block transfer
mechanism from cell B00B. The file extracted from the relay is in a compressed format.
Use MiCOM S1 Studio to decompress this file and save the disturbance record in the
COMTRADE format.
As has been stated, the rear Courier port can be used to extract disturbance records
automatically as they occur. This operates using the standard Courier mechanism, see
Chapter 8 of the Courier User Guide. The front Courier port does not support automatic
extraction although disturbance record data can be extracted manually from this port.
3.8 Programmable scheme logic settings
The programmable scheme logic (PSL) settings can be uploaded from and downloaded to
the relay using the block transfer mechanism defined in Chapter 12 of the Courier User
Guide.
The following cells are used to perform the extraction:
B204 Domain/: Used to select either PSL settings (upload or download) or
PSL configuration data (upload only)
B208 Sub-Domain: Used to select the Protection Setting Group to be
uploaded or downloaded.
B20C Version: Used on a download to check the compatibility of the file to be
downloaded with the relay.
B21C Transfer Mode: Used to set up the transfer process.
B120 Data Transfer Cell: Used to perform upload or download.
The programmable scheme-logic settings can be uploaded and downloaded to and from the
relay using this mechanism. If it is necessary to edit the settings, MiCOM S1 Studio must be
used because the data is compressed. MiCOM S1 Studio also performs checks on the
validity of the settings before they are downloaded to the relay.
P64x/EN SC/A42 SCADA Communications

(SC) 13-24

MiCOM P642, P643, P645

SC
4. MODBUS INTERFACE
The MODBUS interface is a master/slave protocol and is defined by MODBUS.org:
See www.modbus.org
MODBUS Serial Protocol Reference Guide: PI-MBUS-300 Rev. E
4.1 Serial interface
The MODBUS interface uses the first rear EIA(RS)-485 (RS485) two-wire port RP1. The
port is designated EIA(RS)-485/K-Bus Port on the external connection diagrams.
The interface uses the MODBUS RTU communication mode rather than the ASCII mode
since it provides for more efficient use of the communication bandwidth and is in widespread
use. This communication mode is defined by the MODBUS standard.
4.1.1 Character framing
The character framing is 1 start bit, 8 data bits, either 1 parity bit and 1 stop bit, or two stop
bits. This gives 11 bits per character.
4.1.2 Maximum MODBUS query and response frame size
The maximum query and response frame size is limited to 260 bytes in total. (This includes
the frame header and CRC footer, as defined by the MODBUS protocol.).
4.1.3 User configurable communications parameters
The following parameters can be configured for this port using the products front panel user
interface (in the communications sub-menu):
Baud rate: 9600, 19200, 38400 bps
Device address: 1 - 247
Parity: Odd, even, none.
Inactivity time:
2
1 - 30 minutes
The MODBUS interface communication parameters are not part of the products setting file
and cannot be configured with MiCOM S1 Studio.
4.2 Supported MODBUS query functions
The MODBUS protocol provides numerous query functions, of which the product supports
the subset in Table 1. The product responds with exception code 01 if any other query
function is received by it.

2

The inactivity timer is started (or restarted) whenever the active password level is reduced when a

valid password is entered, or when a change is made to the setting scratchpad. When the timer
expires, the password level is restored to its default level and any pending (uncommitted) setting
changes on the scratch pad are discarded. The inactivity timer is disabled when the password level is
at its default value and there are no settings pending on the scratchpad. See section 4.13.
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-25

SC
Query
function
code
MODBUS query name Application
01 Read Coil Status Read status of output contacts (0x addresses)
02 Read Input Status
Read status of opto-isolated status inputs
(1x addresses)
03 Read Holding Registers Read setting values (4x addresses)
04 Read Input Registers Read measurement values (3x addresses)
06 Preset Single Register Write single setting value (4x addresses)
07 Read Exception Status Read relay status, same value as register 3x1
08 Diagnostics
11
Fetch Communication
Event Counter
12
Fetch Communication
Event Log
Application defined by the MODBUS protocol
specification
16 Preset Multiple Registers Write multiple setting values (4x addresses)
Table 1: MODBUS query functions supported by the product
4.3 MODBUS response code interpretation
Code
MODBUS response
name
Product interpretation
01 Illegal Function Code The function code transmitted is not supported.
02 Illegal Data Address
The start data address in the request is not an
allowable value. If any of the addresses in the
range cannot be accessed due to password
protection, all changes in the request are
discarded and this error response is returned.
Note: If the start address is correct but the
range includes non-implemented
addresses, this response is not
produced.
03 Illegal Value
A value referenced in the data field transmitted
by the master is not in range. Other values
transmitted in the same packet are executed if
they are in the range.
04 Slave Device Failure
An exception arose during the processing of the
received query that is not covered by any of the
other exception codes in this table.
05 Acknowledge Not used.
06 Slave Device Busy
The write command cannot be implemented due
to the products internal database being locked
by another interface. This response is also
produced if the product is busy executing a
previous request.
Table 2: MODBUS response code interpretation
P64x/EN SC/A42 SCADA Communications

(SC) 13-26

MiCOM P642, P643, P645

SC
4.4 Maximum query and response parameters
Table 3 shows the maximum amount of data that the product can process for each of the
supported query functions (see section 4.2) and the maximum amount of data that can be
sent in a corresponding response frame. The principal constraint is the maximum query and
response frame size, as noted in section 4.1.2. Maximum MODBUS query and response
frame size.
Query
function
code
MODBUS query name
Maximum query data
request size
Maximum response
data size
01 Read Coil Status 32 coils 32 coils
02 Read Input Status 32 inputs 32 inputs
03 Read Holding Registers 127 registers 127 registers
04 Read Input Registers 127 registers 127 registers
06 Preset Single Register 1 register 1 register
07 Read Exception Status - 8 coils
08 Diagnostics - -
11
Fetch Communication
Event Counter
- -
12
Fetch Communication
Event Log
- 70 bytes
16 Preset Multiple Registers 127 registers 127 registers
Table 3: Maximum query and response parameters for supported queries
4.5 Register mapping
4.5.1 Conventions
4.5.1.1 Memory pages
The MODBUS specification associates a specific register address space to each query that
has a data address field. The address spaces are often called memory pages because they
are analogous to separate memory devices. A simplistic view of the queries in MODBUS is
that a specified location in a specified memory device is being read from or written to.
However, the products implementation of such queries is not as a memory access but as a
translation to an internal database query
3
.
Each MODBUS memory page has a name and an ID. Table 4 provides a summary of the
memory pages, their Ids, and their application in the product.
It is common practice to prefix a decimal register address with the page ID and generally this
is the style used in this document.

3

One consequence of this is that the granularity of the register address space (in the 3x and 4x memory

pages) is
governed by the size of the data item being requested from the internal database. Since this is often more than

the
16

bits of an individual register,

not all register addresses are valid.

See section 4.14 for more details.
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-27

SC
Memory
page ID
MODBUS memory page
name
Product application
0x Coil Status Read and write access of the Output Relays.
1x Input Status
Read only access of the Opto-Isolated Status
Inputs.
3x Input Registers
Read-only data access, such as measurements
and records.
4x Holding Registers
Read and write data access, such as product
configurations settings and control commands.
6x Extended Memory File Not used or supported.
Table 4: MODBUS "memory" pages reference and application
4.5.1.2 MODBUS register identification
The MODBUS convention is to document register identifiers with ordinal values (first,
second, third) whereas the actual protocol uses memory-page based register addresses
that begin with address zero. Therefore the first register in a memory page is register
address zero, the second register is register address 1 and so on. In general, one must be
subtracted from a registers identifier to find its equivalent address. The page number
notation is not part of the address.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-28

MiCOM P642, P643, P645

SC
Example:
Task:
Obtain the status of the output contacts from the Schneider Electric P643 device at
address 1.
The output contact status is a 32-bit binary string held in input registers 3x8 and 3x9
(see section 4.8).
Select MODBUS function code 4 Read input registers and request two registers starting
at input register address 7. NB the register address is one less than the required register
ordinal.
The MODBUS query frame is:
4

01 04 00 07 00 02 C0 0A
Device
Address
Function
Code
Start
Register
Address
Register
Count
Check
Sum

The frame is transmitted from left to right by the master device. The start register address,
register count and check sum are all 16-bit numbers that are transmitted in a high byte -
low byte order.
The query may elicit the following response:
4
01 04 04 00 00 10 04 F7 87
Device
Address
Function
Code
First
Register
Second
Register
Check
Sum
Data
Field
Length


The frame was transmitted from left to right by the slave device. The response frame is
valid because the eighth bit of the function code field is not set. The data field length is
4 bytes since the query was a read from two 16-bit registers. The data field consists of
two pairs of bytes in a high byte - low byte order with the first requested registers data
coming first. Therefore the request for the 32-bit output contact status starting at register
3x8 is 00001004h (1000000000100b), which shows that outputs 3 and 13 are energized
and the remaining outputs are de-energized.
4.6 Register map
For a complete map of the MODBUS addresses supported by the product, see the Relay
Menu Database document, P64x/EN MD.
The register map tables in this document include an Equivalent Courier Cell column. The
cell identifiers relate to the products internal Courier database and may be used in
cross-reference with the Courier Protocol documentation or the products front panel user
interface documentation.
The Data Format column specifies the format of the data presented by the associated
MODBUS register or registers. Section 4.14 describes the formats used.
The right-hand columns in the tables show whether the register is used in a particular
product model. An asterisk indicates that the model uses the register.

4
The following frame data is shown in hexadecimal 8-bit bytes.
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-29

SC
4.7 Measurement values
The following table presents all of the products available measurements: analog values and
counters. Their values are refreshed approximately every second.
Measurement
name
Measurement
unit
Equivalent
courier cell
Start
register
End
register
Data
format
Data size
registers
Cell
type P
6
4
2

P
6
4
3

P
6
4
5

Measurements 1 02 00
IA-1 Magnitude Amps 02 01 3x11200 3x11201 G24 2 Data * * *
IA-1 Phase Angle Degrees 02 02 3x11202 G30 1 Data * * *
IB-1 Magnitude Amps 02 03 3x11203 3x11204 G24 2 Data * * *
IB-1 Phase Angle Degrees 02 04 3x11205 G30 1 Data * * *
IC-1 Magnitude Amps 02 05 3x11206 3x11207 G24 2 Data * * *
IC-1 Phase Angle Degrees 02 06 3x11208 G30 1 Data * * *
IA-2 Magnitude Amps 02 07 3x11209 3x11210 G24 2 Data * * *
IA-2 Phase Angle Degrees 02 08 3x11211 G30 1 Data * * *
IB-2 Magnitude Amps 02 09 3x11212 3x11213 G24 2 Data * * *
IB-2 Phase Angle Degrees 02 0A 3x11214 G30 1 Data * * *
IC-2 Magnitude Amps 02 0B 3x11215 3x11216 G24 2 Data * * *
IC-2 Phase Angle Degrees 02 0C 3x11217 G30 1 Data * * *
IA-3 Magnitude Amps 02 0D 3x11218 3x11219 G24 2 Data * *
IA-3 Phase Angle Degrees 02 0E 3x11220 G30 1 Data * *
IB-3 Magnitude Amps 02 0F 3x11221 3x11222 G24 2 Data * *
IB-3 Phase Angle Degrees 02 10 3x11223 G30 1 Data * *
IC-3 Magnitude Amps 02 11 3x11224 3x11225 G24 2 Data * *
IC-3 Phase Angle Degrees 02 12 3x11226 G30 1 Data * *
IA-4 Magnitude Amps 02 13 3x11227 3x11228 G24 2 Data *
IA-4 Phase Angle Degrees 02 14 3x11229 G30 1 Data *
IB-4 Magnitude Amps 02 15 3x11230 3x11231 G24 2 Data *
IB-4 Phase Angle Degrees 02 16 3x11232 G30 1 Data *
IC-4 Magnitude Amps 02 17 3x11233 3x11234 G24 2 Data *
IC-4 Phase Angle Degrees 02 18 3x11235 G30 1 Data *
IA-5 Magnitude Amps 02 19 3x11236 3x11237 G24 2 Data *
IA-5 Phase Angle Degrees 02 1A 3x11238 G30 1 Data *
IB-5 Magnitude Amps 02 1B 3x11239 3x11240 G24 2 Data *
IB-5 Phase Angle Degrees 02 1C 3x11241 G30 1 Data *
IC-5 Magnitude Amps 02 1D 3x11242 3x11243 G24 2 Data *
IC-5 Phase Angle Degrees 02 1E 3x11244 G30 1 Data *
IA-HV Magnitude Amps 02 50 3x11308 3x11309 G24 2 Data * * *
IA-HV Phase Ang Degrees 02 51 3x11310 G30 1 Data * * *
IB-HV Magnitude Amps 02 52 3x11311 3x11312 G24 2 Data * * *
IB-HV Phase Ang Degrees 02 53 3x11313 G30 1 Data * * *
IC-HV Magnitude Amps 02 54 3x11314 3x11315 G24 2 Data * * *
IC-HV Phase Ang Degrees 02 55 3x11316 G30 1 Data * * *
IA-LV Magnitude Amps 02 56 3x11317 3x11318 G24 2 Data * * *
IA-LV Phase Ang Degrees 02 57 3x11319 G30 1 Data * * *
IB-LV Magnitude Amps 02 58 3x11320 3x11321 G24 2 Data * * *
P64x/EN SC/A42 SCADA Communications

(SC) 13-30

MiCOM P642, P643, P645

SC
Measurement
name
Measurement
unit
Equivalent
courier cell
Start
register
End
register
Data
format
Data size
registers
Cell
type P
6
4
2

P
6
4
3

P
6
4
5

IB-LV Phase Ang Degrees 02 59 3x11322 G30 1 Data * * *
IC-LV Magnitude Amps 02 5A 3x11323 3x11324 G24 2 Data * * *
IC-LV Phase Ang Degrees 02 5B 3x11325 G30 1 Data * * *
IA-TV Magnitude Amps 02 5C 3x11326 3x11327 G24 2 Data * *
IA-TV Phase Ang Degrees 02 5D 3x11328 G30 1 Data * *
IB-TV Magnitude Amps 02 5E 3x11329 3x11330 G24 2 Data * *
IB-TV Phase Ang Degrees 02 5F 3x11331 G30 1 Data * *
IC-TV Magnitude Amps 02 60 3x11332 3x11333 G24 2 Data * *
IC-TV Phase Ang Degrees 02 61 3x11334 G30 1 Data * *
I0-1 Magnitude Amps 02 62 3x11335 3x11336 G24 2 Data * * *
I1-1 Magnitude Amps 02 63 3x11337 3x11338 G24 2 Data * * *
I2-1 Magnitude Amps 02 64 3x11339 3x11340 G24 2 Data * * *
IN-HV Mea Mag Amps 02 65 3x11341 3x11342 G24 2 Data * * *
IN-HV Mea Ang Degrees 02 66 3x11343 G30 1 Data * * *
IN-HV Deriv Mag
IN-1 Derived Mag
Amps 02 67 3x11344 3x11345 G24 2 Data * * *
IN-HV Deriv Ang
IN-1 Derived Ang
Degrees 02 68 3x11346 G30 1 Data * * *
I0-2 Magnitude Amps 02 69 3x11347 3x11348 G24 2 Data * * *
I1-2 Magnitude Amps 02 6A 3x11349 3x11350 G24 2 Data * * *
I2-2 Magnitude Amps 02 6B 3x11351 3x11352 G24 2 Data * * *
IN-LV Mea Mag Amps 02 6C 3x11353 3x11354 G24 2 Data * * *
IN-LV Mea Ang Degrees 02 6D 3x11355 G30 1 Data * * *
IN-LV Deriv Mag
IN-2 Derived Mag
Amps 02 6E 3x11356 3x11357 G24 2 Data * * *
IN-LV Deriv Ang
IN-2 Derived Ang
Degrees 02 6F 3x11358 G30 1 Data * * *
I0-3 Magnitude Amps 02 70 3x11359 3x11360 G24 2 Data * *
I1-3 Magnitude Amps 02 71 3x11361 3x11362 G24 2 Data * *
I2-3 Magnitude Amps 02 72 3x11363 3x11364 G24 2 Data * *
IN-TV Mea Mag Amps 02 73 3x11365 3x11366 G24 2 Data * *
IN-TV Mea Ang Degrees 02 74 3x11367 G30 1 Data * *
IN-TV Deriv Mag
IN-3 Derived Mag
Amps 02 75 3x11368 3x11369 G24 2 Data * *
IN-TV Deriv Ang
IN-3 Derived Ang
Degrees 02 76 3x11370 G30 1 Data * *
I0-4 Magnitude Amps 02 77 3x11371 3x11372 G24 2 Data *
I1-4 Magnitude Amps 02 78 3x11373 3x11374 G24 2 Data *
I2-4 Magnitude Amps 02 79 3x11375 3x11376 G24 2 Data *
I0-5 Magnitude Amps 02 7C 3x11380 3x11381 G24 2 Data *
I1-5 Magnitude Amps 02 7D 3x11382 3x11383 G24 2 Data *
I2-5 Magnitude Amps 02 7E 3x11384 3x11385 G24 2 Data *
IA-HV RMS Amps 02 86 3x11398 3x11399 G24 2 Data * * *
IB-HV RMS Amps 02 87 3x11400 3x11401 G24 2 Data * * *
IC-HV RMS Amps 02 88 3x11402 3x11403 G24 2 Data * * *
IA-LV RMS Amps 02 89 3x11404 3x11405 G24 2 Data * * *
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-31

SC
Measurement
name
Measurement
unit
Equivalent
courier cell
Start
register
End
register
Data
format
Data size
registers
Cell
type P
6
4
2

P
6
4
3

P
6
4
5

IB-LV RMS Amps 02 8A 3x11406 3x11407 G24 2 Data * * *
IC-LV RMS Amps 02 8B 3x11408 3x11409 G24 2 Data * * *
IA-TV RMS Amps 02 8C 3x11410 3x11411 G24 2 Data * *
IB-TV RMS Amps 02 8D 3x11412 3x11413 G24 2 Data * *
IC-TV RMS Amps 02 8E 3x11414 3x11415 G24 2 Data * *
VAN Magnitude Volts 02 8F 3x11416 3x11417 G24 2 Data * *
VAN Phase Angle Degrees 02 90 3x11418 G30 1 Data * *
VBN Magnitude Volts 02 91 3x11419 3x11420 G24 2 Data * *
VBN Phase Angle Degrees 02 92 3x11421 G30 1 Data * *
VCN Magnitude Volts 02 93 3x11422 3x11423 G24 2 Data * *
VCN Phase Angle Degrees 02 94 3x11424 G30 1 Data * *
Vx Magnitude Volts 02 95 3x11425 3x11426 G24 2 Data * * *
Vx Phase Angle Degrees 02 96 3x11427 G30 1 Data * * *
V1 Magnitude Volts 02 97 3x11428 3x11429 G24 2 Data * *
V2 Magnitude Volts 02 98 3x11430 3x11431 G24 2 Data * *
V0 Magnitude Volts 02 99 3x11432 3x11433 G24 2 Data * *
VN Derived Mag Volts 02 9A 3x11434 3x11435 G24 2 Data * *
VN Derived Angle Degrees 02 9B 3x11436 G30 1 Data * *
VAB Magnitude Volts 02 9C 3x11437 3x11438 G24 2 Data * *
VAB Phase Angle Degrees 02 9D 3x11439 G30 1 Data * *
VBC Magnitude Volts 02 9E 3x11440 3x11441 G24 2 Data * *
VBC Phase Angle Degrees 02 9F 3x11442 G30 1 Data * *
VCA Magnitude Volts 02 A0 3x11443 3x11444 G24 2 Data * *
VCA Phase Angle Degrees 02 A1 3x11445 G30 1 Data * *
VAN RMS Volts 02 A2 3x11446 3x11447 G24 2 Data * *
VBN RMS Volts 02 A3 3x11448 3x11449 G24 2 Data * *
VCN RMS Volts 02 A4 3x11450 3x11451 G24 2 Data * *
Frequency Hz 02 AA 3x11452 G30 1 Data * * *
A Phase Watts Watts 03 01 3x11500 3x11502 G29 3 Data * *
A Phase Watts Watts 03 02 3x11503 3x11505 G29 3 Data * *
A Phase Watts Watts 03 03 3x11506 3x11508 G29 3 Data * *
B Phase Watts Watts 03 04 3x11509 3x11511 G29 3 Data * *
B Phase Watts Watts 03 05 3x11512 3x11514 G29 3 Data * *
B Phase Watts Watts 03 06 3x11515 3x11517 G29 3 Data * *
C Phase Watts Watts 03 07 3x11518 3x11520 G29 3 Data * *
C Phase Watts Watts 03 08 3x11521 3x11523 G29 3 Data * *
C Phase Watts Watts 03 09 3x11524 3x11526 G29 3 Data * *
A Phase VArs VAr 03 0A 3x11527 3x11529 G29 3 Data * *
A Phase VArs VAr 03 0B 3x11530 3x11532 G29 3 Data * *
A Phase VArs VAr 03 0C 3x11533 3x11535 G29 3 Data * *
B Phase VArs VAr 03 0D 3x11536 3x11538 G29 3 Data * *
B Phase VArs VAr 03 0E 3x11539 3x11541 G29 3 Data * *
B Phase VArs VAr 03 0F 3x11542 3x11544 G29 3 Data * *
P64x/EN SC/A42 SCADA Communications

(SC) 13-32

MiCOM P642, P643, P645

SC
Measurement
name
Measurement
unit
Equivalent
courier cell
Start
register
End
register
Data
format
Data size
registers
Cell
type P
6
4
2

P
6
4
3

P
6
4
5

C Phase VArs VAr 03 10 3x11545 3x11547 G29 3 Data * *
C Phase VArs VAr 03 11 3x11548 3x11550 G29 3 Data * *
C Phase VArs VAr 03 12 3x11551 3x11553 G29 3 Data * *
A Phase VA VA 03 13 3x11554 3x11556 G29 3 Data * *
A Phase VA VA 03 14 3x11557 3x11559 G29 3 Data * *
A Phase VA VA 03 15 3x11560 3x11562 G29 3 Data * *
B Phase VA VA 03 16 3x11563 3x11565 G29 3 Data * *
B Phase VA VA 03 17 3x11566 3x11568 G29 3 Data * *
B Phase VA VA 03 18 3x11569 3x11571 G29 3 Data * *
C Phase VA VA 03 19 3x11572 3x11574 G29 3 Data * *
C Phase VA VA 03 1A 3x11575 3x11577 G29 3 Data * *
C Phase VA VA 03 1B 3x11578 3x11580 G29 3 Data * *
3 Phase Watts Watts 03 1C 3x11581 3x11583 G29 3 Data * *
3 Phase Watts Watts 03 1D 3x11584 3x11586 G29 3 Data * *
3 Phase Watts Watts 03 1E 3x11587 3x11589 G29 3 Data * *
3 Phase VArs VAr 03 1F 3x11590 3x11592 G29 3 Data * *
3 Phase VArs VAr 03 20 3x11593 3x11595 G29 3 Data * *
3 Phase VArs VAr 03 21 3x11596 3x11598 G29 3 Data * *
3 Phase VA VA 03 22 3x11599 3x11601 G29 3 Data * *
3 Phase VA VA 03 23 3x11602 3x11604 G29 3 Data * *
3 Phase VA VA 03 24 3x11605 3x11607 G29 3 Data * *
3Ph Power Factor % pf 03 25 3x11608 G30 1 Data * *
APh Power Factor % pf 03 26 3x11609 G30 1 Data * *
BPh Power Factor % pf 03 27 3x11610 G30 1 Data * *
CPh Power Factor % pf 03 28 3x11611 G30 1 Data * *
3Ph WHours Fwd Wh 03 29 3x11612 3x11614 G29 3 Data * *
3Ph WHours Rev Wh 03 2A 3x11615 3x11617 G29 3 Data * *
3Ph VArHours
Fwd
VArh 03 2B 3x11618 3x11620 G29 3 Data * *
3Ph VArHours
Rev
VArh 03 2C 3x11621 3x11623 G29 3 Data * *
3Ph W Fix
Demand
Watts 03 2D 3x11624 3x11626 G29 3 Data * *
3Ph VArs Fix
Demand
VArs 03 2E 3x11627 3x11629 G29 3 Data * *
3 Ph W Roll Dem Watts 03 2F 3x11630 3x11632 G29 3 Data * *
3 Ph VArs Roll
Dem
VAr 03 30 3x11633 3x11635 G29 3 Data * *
3Ph W Peak Dem Watts 03 31 3x11636 3x11638 G29 3 Data * *
3Ph VAr Peak
Dem
VAr 03 32 3x11639 3x11641 G29 3 Data * *
Reset Demand Indexed
String
03 50 4x00103 G11 1 Data * *
IA Differential
IA Z1 Diff
Amps 04 01 3x11750 3x11751 G24 2 Data * * *
IB Differential
IB Z1 Diff
Amps 04 02 3x11752 3x11753 G24 2 Data * * *
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-33

SC
Measurement
name
Measurement
unit
Equivalent
courier cell
Start
register
End
register
Data
format
Data size
registers
Cell
type P
6
4
2

P
6
4
3

P
6
4
5

IC Differential
IC Z1 Diff
Amps 04 03 3x11754 3x11755 G24 2 Data * * *
IA Bias
IA Z1 Bias
Amps 04 04 3x11756 3x11757 G24 2 Data * * *
IB Bias
IB Z1 Bias
Amps 04 05 3x11758 3x11759 G24 2 Data * * *
IC Bias
IC Z1 Bias
Amps 04 06 3x11760 3x11761 G24 2 Data * * *
IA Diff 2H
IA Z1 Diff 2H
Amps 04 07 3x11762 3x11763 G24 2 Data * * *
IB Diff 2H
IB Z1 Diff 2H
Amps 04 08 3x11764 3x11765 G24 2 Data * * *
IC Diff 2H
IC Z1 Diff 2H
Amps 04 09 3x11766 3x11767 G24 2 Data * * *
IA Diff 5H
IA Z2 Diff
Amps 04 0A 3x11768 3x11769 G24 2 Data * * *
IB Diff 5H
IB Z2 Diff
Amps 04 0B 3x11770 3x11771 G24 2 Data * * *
IC Diff 5H
IC Z2 Diff
Amps 04 0C 3x11772 3x11773 G24 2 Data * * *
IREF HV LoZ Diff
IA Z2 Bias
Amps 04 0D 3x11774 3x11775 G24 2 Data * * *
IREF HV LoZ Bias
IB Z2 Bias
Amps 04 0E 3x11776 3x11777 G24 2 Data * * *
IREF LV LoZ Diff

Amps 04 0F 3x11778 3x11779 G24 2 Data * * *
IREF LV LoZ Bias
IA Z2 Diff 2H
Amps 04 10 3x11780 3x11781 G24 2 Data * * *
IREF TV LoZ Diff
IB Z2 Diff 2H
Amps 04 11 3x11782 3x11783 G24 2 Data * *
IREF TV LoZ Bias
IC Z2 Diff 2H
Amps 04 12 3x11784 3x11785 G24 2 Data * *
Hot Spot T C 04 28 3x11798 G10 1 Data * * *
Top Oil T C 04 2A 3x11799 G10 1 Data * * *
Ambient T C 04 2C 3x11800 G10 1 Data * * *
TOL Pretrip left Courier
Number
(decimal)
04 2D 3x11801 3x11802 G24 2 Data * * *
LOL status Courier
Number
(decimal)
04 2F 3x11803 3x11804 G27 2 Data * * *
Rate of LOL Courier
Number
(decimal)
04 31 3x11805 G24 2 Data * * *
LOL Aging Factor Courier
Number
(decimal)
04 32 3x11807 3x11808 G27 2 Data * * *
Lres at designed Courier
Number
(decimal)
04 33 3x11809 3x11810 G27 2 Data * * *
FAA,m Courier
Number
(decimal)
04 34 3x11811 3x11812 G27 2 Data * * *
P64x/EN SC/A42 SCADA Communications

(SC) 13-34

MiCOM P642, P643, P645

SC
Measurement
name
Measurement
unit
Equivalent
courier cell
Start
register
End
register
Data
format
Data size
registers
Cell
type P
6
4
2

P
6
4
3

P
6
4
5

Lres at FAA,m Courier
Number
(decimal)
04 35 3x11813 3x11814 G24 2 Data * * *
Volts/Hz (Sub
Heading)
04 38 * * *
Volts/Hz W1 Volts/Hz 04 39 3x11815 G24 2 Data * *
V/Hz W1 tPretrip Courier
Number
(time)
04 3A 3x11817 3x11818 G24 2 Data * *
V/Hz W1 Thermal Courier
Number
(time)
04 3B 3x11819 3x11820 G24 2 Data * *
Volts/Hz W2 Volts/Hz 04 3D 3x11821 G24 2 Data * * *
V/Hz W2 tPretrip Courier
Number
(time)
04 3E 3x11823 3x11824 G24 2 Data * * *
V/Hz W2 Thermal Courier
Number
(time)
04 3F 3x11825 3x11826 G24 2 Data * * *
RTD 1 label Courier
Number
(decimal)
04 60 3x11827 G10 1 Data * * *
RTD 2 label Courier
Number
(decimal)
04 61 3x11828 G10 1 Data * * *
RTD 3 label Courier
Number
(decimal)
04 62 3x11829 G10 1 Data * * *
RTD 4 label Courier
Number
(decimal)
04 63 3x11830 G10 1 Data * * *
RTD 5 label Courier
Number
(decimal)
04 64 3x11831 G10 1 Data * * *
RTD 6 label Courier
Number
(decimal)
04 65 3x11832 G10 1 Data * * *
RTD 7 label Courier
Number
(decimal)
04 66 3x11833 G10 1 Data * * *
RTD 8 label Courier
Number
(decimal)
04 67 3x11834 G10 1 Data * * *
RTD 9 label Courier
Number
(decimal)
04 68 3x11835 G10 1 Data * * *
RTD 10 label Courier
Number
(decimal)
04 69 3x11836 G10 1 Data * * *
RTD Open Cct Binary Flag
(10 bits)
04 6A 3x11837 G108 1 Data * * *
RTD Short Cct Binary Flag
(10 bits)
04 6B 3x11838 G109 1 Data * * *
RTD Data Error Binary Flag
(10 bits)
04 6C 3x11839 G110 1 Data * * *
CLIO Input 1 Courier
Number
(Decimal)
04 70 3x11840 3x11841 G125 2 Data * * *
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-35

SC
Measurement
name
Measurement
unit
Equivalent
courier cell
Start
register
End
register
Data
format
Data size
registers
Cell
type P
6
4
2

P
6
4
3

P
6
4
5

CLIO Input 2 Courier
Number
(Decimal)
04 71 3x11842 3x11843 G125 2 Data * * *
CLIO Input 3 Courier
Number
(Decimal)
04 72 3x11844 3x11845 G125 2 Data * * *
CLIO Input 4 Courier
Number
(Decimal)
04 73 3x11846 3x11847 G125 2 Data * * *
Table 5: Measurement data available in the P640 product range
4.8 Binary status information
Binary status information is available for the products optically-isolated status inputs (optos),
relay contact outputs, alarm flags, control inputs, internal digital data bus (DDB), and the
front panel 25-pin test port.
5

The products internal digital data bus consists of 1023 binary-status flags. The allocation of
the points in the DDB are largely product and version specific. See the Relay Menu
Database document, P64x/EN MD, for a definition of the products DDB.
The relay-contact status information is available from the 0x Coil Status MODBUS page
and from the 3x Input Register MODBUS page. For legacy reasons the information is
duplicated in the 3x page with explicit registers (8 & 9) and in the DDB status register area
(723 & 724).
The current state of the optically isolated status inputs is available from the 1x Input Status
MODBUS page and from the 3x Input Register MODBUS page. The principal 3x registers
are part of the DDB status register area (725 & 726). For legacy reasons, a single register at
3x00007 provides the status of the first 16 inputs.
The 0x Coil Status and 1x Input Status pages allow individual or blocks of binary status
flags to be read. The resultant data is left aligned and transmitted in a big-endian (high order
to low order) format in the response frame. Relay contact 1 is mapped to coil 1, contact 2 to
coil 2 and so on. Similarly, opto input 1 is mapped to input 1, opto input 2 to input 2 and so
on.
The following table presents the available 3x and 4x binary status information.

5
The test port allows the product to be configured to map up to eight of its digital data bus
(DDB - see the Relay Menu Database document, P64x/EN MD) signals to eight output pins. The
usual application is to control test equipment. However, since the test port output status is available
on the MODBUS interface, it could be used to efficiently collect up to eight DDB signals.
P64x/EN SC/A42 SCADA Communications

(SC) 13-36

MiCOM P642, P643, P645

SC
Name
Equivalent
courier cell
Start register End register
Data
format
Data size
(registers) P
6
4
2

P
6
4
3

P
6
4
5

Opto I/P Status 0030 3x11027 3x11028 G8 2 * * *
Relay O/P Status 0040 3x00008 3x00009 G9 2 * * *
Alarm Status 1 0050 3x00011 3x00012 G96 2 * * *
Alarm Status 2 0051 3x00013 3x00014 G128 2 * * *
Alarm Status 3 0052 3x00015 3x00016 G228 2 * * *
Ctrl I/P Status 1201 4x00950 4x00951 G202 2 * * *
Relay Test Port Status 0F03 3x00722 G1 1 * * *
DDB 31 - 0 0F20 3x11023 3x11024 G27 2 * * *
DDB 63 - 32 0F21 3x11025 3x11026 G27 2 * * *
DDB 95 - 64 0F22 3x11027 3x11028 G27 2 * * *
DDB 127 - 96 0F23 3x11029 3x11030 G27 2 * * *
DDB 159 - 128 0F24 3x11031 3x11032 G27 2 * * *
DDB 191 - 160 0F25 3x11033 3x11034 G27 2 * * *
DDB 223 - 192 0F26 3x11035 3x11036 G27 2 * * *
DDB 255 - 224 0F27 3x11037 3x11038 G27 2 * * *
DDB 287 - 256 0F28 3x11039 3x11040 G27 2 * * *
DDB 319 - 288 0F29 3x11041 3x11042 G27 2 * * *
DDB 351 - 320 0F2A 3x11043 3x11044 G27 2 * * *
DDB 383 - 352 0F2B 3x11045 3x11046 G27 2 * * *
DDB 415 - 384 0F2C 3x11047 3x11048 G27 2 * * *
DDB 447 - 416 0F2D 3x11049 3x11050 G27 2 * * *
DDB 479 - 448 0F2E 3x11051 3x11052 G27 2 * * *
DDB 511 - 480 0F2F 3x11053 3x11054 G27 2 * * *
DDB 543 - 512 0F30 3x11055 3x11056 G27 2 * * *
DDB 575 - 544 0F31 3x11057 3x11058 G27 2 * * *
DDB 607 - 576 0F32 3x11059 3x11060 G27 2 * * *
DDB 639 - 608 0F33 3x11061 3x11062 G27 2 * * *
DDB 671 - 640 0F34 3x11063 3x11064 G27 2 * * *
DDB 703 - 672 0F35 3x11065 3x11066 G27 2 * * *
DDB 735 - 704 0F36 3x11067 3x11068 G27 2 * * *
DDB 767 - 736 0F37 3x11069 3x11070 G27 2 * * *
DDB 799 - 768 0F38 3x11071 3x11072 G27 2 * * *
DDB 831 - 800 0F39 3x11073 3x11074 G27 2 * * *
DDB 863 - 832 0F3A 3x11075 3x11076 G27 2 * * *
DDB 895 - 864 0F3B 3x11077 3x11078 G27 2 * * *
DDB 927 - 896 0F3C 3x11079 3x11080 G27 2 * * *
DDB 959 - 928 0F3D 3x11081 3x11082 G27 2 * * *
DDB 991 - 960 0F3E 3x11083 3x11084 G27 2 * * *
DDB 1023 - 992 0F3F 3x11085 3x11086 G27 2 * * *
DDB 1055-1024 0F40 3x11087 3x11088 G27 2 * * *
DDB 1087-1056 0F41 3x11089 3x11090 G27 2 * * *
DDB 1119-1088 0F42 3x11091 3x11092 G27 2 * * *
DDB 1151-1120 0F43 3x11093 3x11094 G27 2 * * *
DDB 1183-1152 0F44 3x11095 3x11096 G27 2 * * *
SCADA Communications P64x/EN SC/A42
MiCOM P642, P643, P645

(SC) 13-37

SC
Name
Equivalent
courier cell
Start register End register
Data
format
Data size
(registers) P
6
4
2

P
6
4
3

P
6
4
5

DDB 1215-1184 0F45 3x11097 3x11098 G27 2 * * *
DDB 1247-1216 0F46 3x11099 3x11100 G27 2 * * *
DDB 1279-1248 0F47 3x11101 3x11102 G27 2 * * *
DDB 1311-1280 0F48 3x11103 3x11104 G27 2 * * *
DDB 1343-1312 0F49 3x11105 3x11106 G27 2 * * *
DDB 1375-1344 0F4A 3x11107 3x11108 G27 2 * * *
DDB 1407-1376 0F4B 3x11109 3x11110 G27 2 * * *
DDB 1439-1408 0F4C 4x10493 4x10494 G27 2 * * *
DDB 1471-1440 0F4D 4x10493 4x10494 G27 2 * * *
DDB 1503-1472 0F4E 4x10493 4x10494 G27 2 * * *
DDB 1535-1504 0F4F 4x10493 4x10494 G27 2 * * *
DDB 1567-1536 0F50 4x10493 4x10494 G27 2 * * *
DDB 1599-1568 0F51 4x10493 4x10494 G27 2 * * *
DDB 1631-1600 0F52 4x10493 4x10494 G27 2 * * *
DDB 1663-1632 0F53 4x10493 4x10494 G27 2 * * *
DDB 1695-1664 0F54 4x10493 4x10494 G27 2 * * *
DDB 1727-1696 0F55 4x10493 4x10494 G27 2 * * *
DDB 1759-1728 0F56 4x10493 4x10494 G27 2 * * *
DDB 1791-1760 0F57 4x10493 4x10494 G27 2 * * *
DDB 1823-1792 0F58 4x10493 4x10494 G27 2 * * *
DDB 1855-1824 0F59 4x10493 4x10494 G27 2 * * *
DDB 1887-1856 0F5A 4x10493 4x10494 G27 2 * * *
DDB 1919-1888 0F5B 4x10493 4x10494 G27 2 * * *
DDB 1951-1920 0F5C 4x10493 4x10494 G27 2 * * *
DDB 1983-1952 0F5D 4x10493 4x10494 G27 2 * * *
DDB 2015-1984 0F5E 4x10493 4x10494 G27 2 * * *
DDB 2047-2016 0F5F 4x10493 4x10494 G27 2 * * *
Table 5: Binary status information available in the P640 product range
P64x/EN SC/A42 SCADA Communications

(SC) 13-38

MiCOM P642, P643, P645

SC
4.9 Measurement and binary status 3x register sets
The data available from the 3x input registers is arranged into register sets. A register set is
a fixed collection of values in a contiguous block of register addresses. The advantage of
this is that multiple values may be read with a single MODBUS query, function code 4 Read
Input Registers, up to the maximum data limits of the query, see section 4.4.
The definition of a register-set is specified by the selection of a start and end address, which
can span multiple contiguous values in the 3x Register, see the Relay Menu Database
document, P64x/EN MD. The only rule is that a register set must not result in an attempt to
read only part of a multi-register data type, see section 4.14. A register set can span unused
register locations, in which case a value of zero is returned for each such register location.
Some examples of useful register sets are:
3x701 to 3x786 provide a selection of measurement and binary-status values. Some of
these registers are duplicates of other register values.
3x723 to 3x786 provide the DDB status.
3x391 to 3x408 provide the per phase power measurements in floating point format.
3x409 to 3x414 provide the three-phase power measurements in floating point format.
3x184 to 3x193 provide the ten RTD measurement values (P642/3 only).
There are many other possibilities depending on your application and an appraisal of the 3x
Register Map in the Relay Menu Database document, P64x/EN MD. The capabilities of the
MODBUS master device, performance targets, and communications latencies may also
influence the degree to which multiple values are read as register sets, as opposed to
individually.
4.10 Controls
The following table presents MODBUS 4x Holding Registers that allow the external system
to control aspects of the products behavior, configuration, records, or items of plant
connected to the product such as circuit breakers.
The Command or setting column indicates whether the control is a self-resetting
Command or a state based Setting.
Command controls automatically return to their default value when the control action has
been completed. This may cause problems with masters that try to verify write requests by
reading back the value that was written.
Setting controls maintain the written value, assuming that it was accepted. For example,
the Active Settings register reports the current active group on reads. The Active Setting
Group register also accepts writes with a valid setting group number to change the active
group to the one specified. This assumes that the setting group selection by optically
isolated status inputs has not been enabled and that the specified group is enabled.
Entries without a defined setting range, as for the min., max. and step columns, are binary-
string values whose pattern is defined by its stated data type.


SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-39

SC
4.11 Event Extraction
The product can store up to 512 event records in battery backed-up memory. An event
record consists of a time stamp, a record type, and a set of information fields. The record
type and the information fields record the event that occurred at the time captured by the
time stamp.
The product has several classes of event record:
Alarm events
Opto-isolated status input events
Relay contact output events
Protection/DDB operation events
Fault data capture events
General events
The Relay Menu Database document, P64x/EN MD specifies the available events. The
product provides an event filtering feature that may be used to prevent specific events from
being logged. The event filter is configured in the Record Control section of the products
menu database in the MiCOM S1 Studio configuration tool.
The product supports two methods of event extraction providing either automatic or manual
extraction of the stored event, fault, and maintenance records.
The product stores event, fault, and maintenance records in three separate queues. As
entries are added to the fault and maintenance queues, a corresponding event is added to
the event queue. Each queue is of different length and each queue may be individually
cleared, see section 4.11.4. It is therefore possible to have a fault event or a maintenance
event entry in the event queue with no corresponding entry in the associated queue because
it has been overwritten or deleted.
The manual extraction procedure (see section 4.11.1) allows each of these three queues to
be read independently.
The automatic extraction procedure (see section 4.11.2) reads records from the event
queue. If the event record is a fault or a maintenance record, the records extended data is
read also, if it is available from their queues.
Note: Version 31 of the product introduced a new set of 3x registers for the
presentation of the event and fault record data. These registers are
used throughout the text of the following sub-sections. For legacy
compatibility, the original registers are still provided. These are
described as previous MODBUS addresses in the Relay Menu
Database document, P64x/EN MD. They should not be used for new
installations. See section 4.11.5 for additional information.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-40

MiCOM P642, P643, P645

SC
4.11.1 Manual extraction procedure
There are three registers used to manually select stored records. For each of these
registers, zero represents the most-recent stored record. For example:
4x00100 - Select Event, 0 to 511
6

4x00101 - Select Fault, 0 to 4
4x00102 - Select Maintenance Record, 0 to 4
There are also three read-only registers used to determine the number of various types of
stored records. For example:
3x10000 - Number of stored event records
3x10001 - Number of stored fault records
3x10002 - Number of stored maintenance records
Each fault or maintenance record logged causes an event record to be created by the
product. If this event record is selected, the additional registers showing the fault or
maintenance record details are also populated.
4.11.2 Automatic extraction procedure
Automatic event-record extraction allows records to be extracted as they occur. Event
records are extracted in sequential order, including any fault or maintenance data that may
be associated with an event.
The MODBUS master can determine whether the product has any events stored that have
not yet been extracted. This is done by reading the products status register 3x00001
(G26 data type). If the event bit of this register is set, the product contains event records that
have not yet been extracted.
To select the next event for sequential extraction, the master station writes a value of one to
the record selection register 4x00400 (G18 data type). The event data, plus any fault or
maintenance data, can be read from the registers specified in section 4.11.3. Once the data
has been read, the event record is marked. This is done by writing a value of 2 to register
4x00400. The G18 data type consists of bit fields. Therefore it is also possible to both mark
the current record as read and automatically select the next unread record. This is done by
writing a value of 3 to the register.
When the last (most recent) record is accepted, the event flag in the status register
(3x00001) resets. If the last record is accepted by writing a value of 3 to the record selection
register (4x00400), a dummy record appears in the event-record registers with an Event
Type value of 255. Selecting another record when none are available gives a MODBUS
exception code 3, Invalid value (see section 4.3).
One possible event record extraction procedure is shown in Figure 2.


6
This was 249 in P640 software revisions 01, 02, 03, 04, 05, 06, & 07, since they only stored 250
event records.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-41

SC
P1646ENa
Start
Event flag set?
Register
3x10012 = 1?
Read
maintenance
record register set
3x36 to 3x39
Yes
Yes
Yes
No
No
End
No
Read event flag
in status register
3x1
Write 1 to record
select register
4x400
Read event record
register set
3x10003 to
3x10012
Register
3x10012 = 2?
Write 2 to record
select register
4x400
Read fault record
data register set
3x10020 to
3x10999

Figure 6 Automatic event extraction procedure
P64x/EN SC/A42-S SCADA Communications

(SC) 13-42

MiCOM P642, P643, P645

SC
4.11.3 Record data
The location and format of the registers used to access the record data is the same whether
they have been selected using manual or automatic extraction mechanisms, see sections
4.11.1 and 4.11.2.
Description Register
Length
(registers)
Comments
Time Stamp 3x10003 4 See G12 data type in the Relay Menu Database
document, P64x/EN MD.
Event Type 3x10007 1
Indicates the type of the event record. See G13
data type in the Relay Menu Database document,
P64x/EN MD (a value of 255 indicates that the
end of the event log has been reached).
Event Value 3x10008 2 Contains the associated status register value as
a string of binary flags for relay-contact, opto-
input, alarm, and protection events. Otherwise it
has a value of zero.
When a status value is supplied, the value
represents the recorded value of the event types
associated register pair, as indicated by the
Event Origin value.
7

Event Origin 3x10010 1 The Event Original value indicates the MODBUS
Register pair where the change occurred.
8

Possible values are:
30011: Alarm Status 1 event
30013: Alarm Status 2 event
30015: Alarm Status 3 event
30723: Relay contact event
(2 registers: DDB 0-31 status)
30725: Status input event
(2 registers: DDB 32-63 status)
30727 to 30785:
Protection events (Indicates the 32-bit
DDB status word that was the origin of
the event)
For General events, Fault events, and
Maintenance events, a value of zero is returned.

7
The protection-event status information is the value of the DDB status word that contains the
protection DDB that caused the event.
8
Subtracting 3000 from the Event Origin value results in the MODBUS 3x memory-page register ID,
subtracting one from this results in the MODBUS register address - see section 4.5.1.2. The
resultant register address can be used in a function code 4 MODBUS query.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-43

SC
Description Register
Length
(registers)
Comments
Event Index 3x10011 1 The Event Index value is used to distinguish
between events with the same Event Type and
Event Origin.
The registers value depends on the type of the
event:
For protection events, the value is the ID of the
DDB that caused the event.
For alarm events, the value is the ID of the alarm
that caused the event.
In both cases, the value includes the direction of
the state transition in the Most Significant Bit.
This direction bit is 1 for a 0-1 (low to high)
change, and 0 for a 1-0 (high to low) change.
For all other types of events, it has a value of
zero.
Additional
Data
Present
3x10012 1 Indicates whether the record has additional data.
0: Indicates that there is no additional data.
1: Indicates that fault record data can be read
from 3x10020 to 3x10999.
9

2: Indicates that maintenance record data can
be read from registers 3x36 to 3x39.
Table 6: Event record extraction registers
If a fault record or maintenance record is directly selected using the manual mechanism, the
data can be read from the fault or maintenance data register ranges specified in Table 7.
The event record data in registers 3x10003 to 3x10012 is not valid.
See the Relay Menu Database document, P64x/EN MD for the record values for each event.
The general procedure for decoding an event record is to use the value of the Event Type
field combined with the value of the Event Index field to uniquely identify the event. The
exceptions to this are event types 4, 5, 7, 8, & 9.
Event types 4 Relay Contact Output Events and 5 Opto-Isolated Status Input Events
only provide the value of the input or output status register (as indicated by the Event Origin
value) when the event occurred. If event transition information for each input or output is
required, it must be deduced by comparing the event value with the previous event value (for
identically-typed events records).
Event type 7 General Event events are solely identified by their Event Value.
Event types 8 Fault Record and 9 Maintenance Record require additional registers to be
read when the associated additional data is available.
10
The Fault record registers in the
range 3x10020 to 3x10999 (the exact number of registers depends on the individual product)
are documented in the 3x register-map in the Relay Menu Database document,
P64x/EN MD. The two additional 32-bit maintenance record register-pairs consist of a
maintenance record type (register pair 3x36/7) and a type-specific error code (register pair
3x38/9). Table 7 lists the different types of maintenance record available from the product.

9
The exact number of fault record registers depends on the individual product - see Relay Menu
Database, P64x/EN GC.
10
As noted at the beginning of section 1.1, it should not be assumed that the additional data is
available for fault and maintenance record events.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-44

MiCOM P642, P643, P645

SC
Maintenance record Front panel text Record type 3x00036
Power on test errors (non-fatal)
Watchdog 1 failure (fast) Fast W'Dog Error 0
Battery fail Battery Failure 1
Battery-backed RAM failure BBRAM Failure 2
Field voltage failure Field Volt Fail 3
Ribbon bus check failure Bus Reset Error 4
Watchdog 2 failure (slow) Slow W'Dog Error 5
Continuous self-test errors
SRAM bus failure SRAM Failure Bus 6
SRAM cell failure SRAM Failure Blk. 7
Flash EPROM checksum failure FLASH Failure 8
Program code verify failure Code Verify Fail 9
Battery-backed RAM failure BBRAM Failure 10
Battery fail Battery Failure 11
Field Voltage failure Field Volt Fail 12
EEPROM failure EEPROM Failure 13
Fatal software exception Software Failure 14
Incorrect hardware configuration H/W Verify Fail 15
Software exception (typically non-
fatal)
Non Standard 16
Analog module failure Ana. Sample Fail 17
Ethernet card error NIC Soft Error 18
Table 7: Maintenance record types
4.11.4 Event record deletion
It is possible to independently delete (clear) the stored event, fault, and maintenance
record queues. This is done by writing a value of 1, 2, or 3 to register 4x401 (G6 data type),
respectively.
Register 4x401 also provides an option to reset the products front panel indications, which
has the same effect as pressing the front panel Clear key when viewing alarm indications
using the front panel user interface. This is done by writing a value of 4 to register 4x401.
See also section 4.12.4 for details about deleting disturbance records.
4.11.5 Legacy event record support
Version 31 of the P64x product introduced a new set of 3x registers for the presentation of
the event and fault record data. For legacy compatibility, the original registers are supported
and are described in this section. They should not be used for new installations and they are
correspondingly described as previous MODBUS address in the 3x-register table in the
Relay Menu Database document, P64x/EN MD.
Table 8 provides a mapping between the obsolete event record 3x-registers and the
registers used in the event record discussions in the previous sub-sections.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-45

SC
The obsolete fault record data between registers 3x113 and 3x199, and 3x490 and 3x499,
now exists between registers 3x10020 and 3x10999. In comparison with the obsolete fault
record data, the data between registers 3x10020 and 3x10999 is ordered slightly differently
and it contains new data values. These new values since version 31 of the product are not
available in the obsolete fault-record register sets.
The maintenance-record registers 3x36 to 3x39 remain unaffected by this evolution.
Description
Obsolete
register
Length
(registers)
Corresponds to
register
Number of stored event records 3x00100 1 3x10000
Number of stored fault records 3x00101 1 3x10001
Number of stored maintenance records 3x00102 1 3x10002
Time Stamp 3x00103 4 3x10003
Event Type 3x00107 1 3x10007
Event Value 3x00108 2 3x10008
Event Origin 3x00110 1 3x10010
Event Index 3x00111 1 3x10011
Additional Data Present 3x00112 1 3x10012
Table 8: Correspondence of obsolete event record 3x registers with their counterparts
4.12 Disturbance record extraction
The product provides facilities for both manual and automatic extraction of disturbance
records. The two methods differ only in the mechanism for selecting a disturbance record;
the method for extracting the data and the format of the data are identical.
Records extracted are presented in IEEE COMTRADE format. This involves extracting two
files: an ASCII text configuration file, and a binary data file.
Each file is extracted by repeatedly reading a data-page until all of the files data has been
transferred. The data-page is made up of 127 registers; providing a maximum of 254 bytes
for each register block request.
4.12.1 Interface registers
The following set of registers is presented to the master station to support the extraction of
uncompressed disturbance records:
Register Name Description
3x00001 Status register Provides the status of the product as bit flags:
b0 - Out of service
b1 - Minor self test failure
b2 - Event
b3 - Time synchronization
b4 - Disturbance
b5 - Fault
b6 - Trip
b7 - Alarm
b8 to b15 - Unused
A 1 in bit b4 indicates the presence of one or more
disturbance records.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-46

MiCOM P642, P643, P645

SC
Register Name Description
3x00800 Number of stored
disturbances
Indicates the total number of disturbance records
currently stored in the product, both extracted and
unextracted.
3x00801 Unique identifier of
the oldest
disturbance record
Indicates the unique identifier value for the oldest
disturbance record stored in the product. This is an
integer value used with the Number of stored
disturbances value to calculate a value for manually
selecting records.
4x00250 Manual disturbance
record selection
register
This register is used to manually select disturbance
records. The values written to this cell are an offset of
the unique identifier value for the oldest record. The
offset value, which ranges from 0 to the N
o
of stored
disturbances - 1, is added to the identifier of the oldest
record to generate the identifier of the required record.
4x00400 Record selection
command register
This register is used during the extraction process and
has several commands. These are:
b0 - Select next event
b1 - Accept event
b2 - Select next disturbance record
b3 - Accept disturbance record
b4 - Select next page of disturbance data
b5 - Select data file
3x00930
to
3x00933
Record time stamp These registers return the timestamp of the
disturbance record.
3x00802 Number of registers
in data page
This register informs the master station of the number
of registers in the data page that are populated.
3x00803
to
3x00929
Data page registers These 127 registers are used to transfer data from the
product to the master station.
3x00934 Disturbance record
status register
The disturbance record status register is used during
the extraction process to indicate to the master station
when data is ready for extraction. See Table 11.
4x00251 Data file format
selection
This is used to select the required data file format.
This is reserved for future use.
Table 9: Disturbance record extraction registers
The Disturbance Record status register reports one of the following values:
State Description
Idle This is the state reported when no record is selected;
such as after power-on or after a record has been
marked as extracted.
Busy The product is currently processing data.
Page ready The data page has been populated and the master can
now safely read the data.
Configuration
complete
All of the configuration data has been read without
error.
Record complete 4 All of the disturbance data has been extracted.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-47

SC
State Description
Disturbance
overwritten
5 An error occurred during the extraction process where
the disturbance being extracted was overwritten by a
new record.
No unextracted
disturbances
6 An attempt was made by the master station to
automatically select the next oldest unextracted
disturbance when all records have been extracted.
Not a valid
disturbance
7 An attempt was made by the master station to
manually select a record that did not exist in the
product.
Command out of
sequence
8 The master station issued a command to the product
that was not expected during the extraction process.
Table 10: Disturbance record status register (3x934) values
4.12.2 Extraction procedure
The following procedure must be used to extract disturbance records from the product. The
procedure is split into four sections:
1. Selection of a disturbance, either manually or automatically.
2. Extraction of the configuration file.
3. Extraction of the data file.
4. Accepting the extracted record (automatic extraction only).
4.12.2.1 Manual extraction procedure
The procedure used to extract a disturbance manually is shown in Figure 7. The manual
method of extraction does not allow for the acceptance of disturbance records.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-48

MiCOM P642, P643, P645

SC
Start
Get Number of
disturbances
from register
3x00800
Are there any
disturbances?
Get oldest
disturbance ID
from register
3x00801
Extract
Disturbance Data
End
No
Select required
disturbance by
writing the ID
value of the
required record
to register
4x00250
Get
Disturbance
Time stamp
from registers
3x00930 -
3x00933
(optional)
Yes
P1460ENa

Figure 7 Manual selection of a disturbance record
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-49

SC
4.12.2.2 Automatic extraction procedure - option 1
There are two methods that can be used for automatically extracting disturbances. The
procedure for the first method is shown in Figure 8. This also shows the acceptance of the
disturbance record once the extraction is complete.
P1462ENa
P1461ENa
Start
Read Status
word from
register
3x00001
Is disturbance bit (Bit
4) set?
No
Yes
Select next
Oldest
unextracted
Record by
writing 0x04 to
register
4x00400
Send command
to accept record
by writing 0x08
to register
4x00400
Extract Disturbance
Record
Error

Figure 8 Automatic selection of a disturbance - option 1
P64x/EN SC/A42-S SCADA Communications

(SC) 13-50

MiCOM P642, P643, P645

SC
4.12.2.3 Automatic extraction procedure - option 2
The second method that can be used for automatic extraction is shown in Figure 9. This
also shows the acceptance of the disturbance record once the extraction is complete.
P1462ENa
Start
Read Status
word from
register
3x00001
Is disturbance bit (Bit
4) set?
Yes
Select next Oldest
unextracted
Record by writing
0x04 to register
4x00400
No
Send command
to accept and
select next
record by writing
0x0C to register
4x00400
Extract Disturbance
Record
FirstTime =
TRUE
FirstTime
= TRUE
No
Is FirstTime ==
TRUE
Yes
FirstTime
= FALSE
FirstTime
= TRUE
Error

Figure 9 Automatic selection of a disturbance - option 2
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-51

SC
4.12.2.4 Extracting the disturbance data
Extraction of a selected disturbance record is a two-stage process. This involves first reading
the configuration file, then the data file. Figure 10 shows how the configuration file is read
and Figure 11 shows how the data file is extracted.
P1463ENa
Start
(Record Selected)
Read DR status value
from register 3x00934
What is the value of
DR status?
Read number of
registers in data page
from address 3x00802
Page Ready
Read data page
registers starting at
3x00803
Store data to ASCII file
in the order the data was
received
Send 'Get Next Page of
Data' to register
4x00400
Configuration Complete
Configuration Complete
(Begin extracting data
file)
Other
Check DR Status For
Error Conditions or
Busy status
Busy
Error
To parent
procedure

Figure 10 Extracting the COMTRADE configuration file
P64x/EN SC/A42-S SCADA Communications

(SC) 13-52

MiCOM P642, P643, P645

SC
P1464ENa
Start
(Configuration
Complete)
Read DR status value
from register 3x00934
What is the value of
DR status?
Read number of
registers in data page
from address 3x00802
Page Ready
Read data page
registers starting at
3x00803
Store data to BINARY
file in the order the data
was received
Send 'Get Next Page of
Data' to register
4x00400
Record Complete
Record Complete
(Mark record as
extracted, automatic
extraction only)
Other
Check DR Status For
Error Conditions or
Busy status
Busy
Send 'Select Data File'
to register 4x00400
Error
To parent
procedure

Figure 11 Extracting the COMTRADE binary data file
During the extraction of a COMTRADE file, an error may occur that is reported in the
disturbance record status register, 3x934. This can be caused by the product overwriting the
record that is being extracted. It can also be caused by the master issuing a command that is
not in the bounds of the extraction procedure.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-53

SC
4.12.3 Storage of extracted data
The extracted data needs to be written to two separate files. The first is the configuration
file, which is in ASCII text format, and the second is the data file, which is in a binary format.
4.12.3.1 Storing the configuration file
As the configuration data is extracted from the product, it should be stored to an ASCII text
file with a .cfg file extension. Each register in the page is a G1 format 16-bit unsigned
integer that is transmitted in big-endian byte order. The master must write the configuration
file page-data to the file in ascending register order with each registers high order byte
written before its low order byte, until all the pages have been processed.
4.12.3.2 Storing the binary data file
As the binary data is extracted from the product, it should be stored to a binary file with the
same name as the configuration file, but with a .dat file extension instead of the .cfg
extension. Each register in the page is a G1-format 16-bit unsigned integer that is
transmitted in big-endian byte order. The master must write the page data to a file in
ascending register order with each registers high order byte written before its low order byte
until all the pages have been processed.
4.12.4 Disturbance record deletion
All of the disturbance records stored in the product can be deleted (cleared) by writing 5 to
the record control register 4x401 (G6 data type). See section 4.11.4 for details on event
record deletion.
4.13 Setting changes
The product settings can be split into two categories:
Control and support settings
Disturbance record settings and protection setting groups
Changes to settings in the control and support area are executed immediately. Changes to
the protection setting groups or the disturbance recorder settings are stored in a temporary
scratchpad area and must be confirmed before they are implemented. All the product
settings are 4x page registers; see the Relay Menu Database document, P64x/EN MD. The
following points should be noted when changing settings:
Settings implemented using multiple registers must be written to using a multi-register
write operation. The product does not support write access to sub-parts of multi-register
data types.
The first address for a multi-register write must be a valid address. If there are
unmapped addresses in the range that is written to, the data associated with these
addresses are discarded.
If a write operation is performed with values that are out of range, an illegal data
response code is produced. Valid setting values in the same write operation are
executed.
If a write operation is performed attempting to change registers that require a higher
level of password access than is currently enabled, all setting changes in the write
operation are discarded.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-54

MiCOM P642, P643, P645

SC
4.13.1 Password protection
The products settings can be subject to Password protection. The level of password
protection required to change a setting is indicated in the 4x register-map table in the Relay
Menu Database document, P64x/EN MD. Level 2 is the highest level of password access,
level 0 indicates that no password is required.
The following registers are available to control Password protection:
4x00001 & 4x00002 Password Entry
4x00022 Default Password Level
4x00023 & 4x00024 Setting to Change Password Level 1
4x00025 & 4x00026 Setting to Change Password Level 2
3x00010 Current Access Level (read only)
4.13.2 Control and support settings
Control and support settings are committed immediately when a value is written to such a
register. The MODBUS registers in this category are:
4x00000-4x00599
4x00700-4x00999
4x02049 to 4x02052
4x10000-4x10999
4.13.2.1 Time synchronization
The value of the products real time clock can be set by writing the desired time (see section
4.16) to registers 4x02049 through 4x02052. These registers are standard to Schneider
Electric MiCOM products, which makes it easier to broadcast a time synchronization packet,
being a block write to the time setting registers sent to slave address zero.
When the products time has been set using these registers, the Time Synchronized flag in
the MODBUS Status Register (3x1: type G26) is set. The product automatically clears this
flag if more than five minutes has elapsed since these registers were last written to.
A Time synchronization event is logged if the new time value is more than two seconds
different to the current value.
4.13.3 Disturbance recorder configuration settings
Disturbance recorder configuration-settings are written to a scratchpad memory area. A
confirmation procedure is required to commit the contents of the scratchpad to the
disturbance recorder's set-up, which ensures that the recorders configuration is consistent at
all times. The contents of the scratchpad memory can be discarded with the abort
procedure. The scratchpad confirmation and abort procedures are described in section
4.13.5.
The disturbance recorder configuration registers are in the range:
4x00600-4x00699
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-55

SC
4.13.4 Protection settings
Protection configuration-settings are written to a scratchpad memory area. A confirmation
procedure is required to commit the contents of the scratchpad to the products protection
functions, which ensures that their configuration is consistent at all times. The contents of
the scratchpad memory can be discarded with the abort procedure. The scratchpad
confirmation and abort procedures are described in section 4.13.5.
The product supports four groups of protection settings. One protection-group is active and
the other three are either dormant or disabled. The active protection-group can be selected
by writing to register 4x00404. An illegal data response is returned if an attempt is made to
set the active group to one that has been disabled.
The MODBUS registers for each of the four groups are repeated in the following ranges:
Group 1 4x01000-4x02999, 11 4x11000-4x12999
Group 2 4x03000-4x04999, 4x13000-4x14999
Group 3 4x05000-4x06999, 4x15000-4x16999
Group 4 4x07000-4x08999, 4x17000-4x18999
4.13.5 Scratchpad management
Register 4x00405 can be used to either confirm or abort the setting changes in the
scratchpad area. In addition to the basic editing of the protection setting groups, the
following functions are provided:
Default values can be restored to a setting group or to all of the product settings by
writing to register 4x00402.
It is possible to copy the contents of one setting group to another by writing the source
group to register 4x00406 and the target group to 4x00407.
The setting changes performed by either of these two operations are made to the
scratchpad area. These changes must be confirmed by writing to register 4x00405.
4.14 Register data types
The product maps one or more MODBUS registers to data-typed information contained in an
internal database. These data-types are referred to as G-Types since they have a G
prefixed identifier. The Relay Menu Database document, P64x/EN MD gives a complete
definition of the all of the G-Types used in the product.
Generally the data types are transmitted in high byte to low byte order, also known as Big
Endian format. This may require the MODBUS master to reorder the received bytes into a
format that complies with its byte order and register order (for multi-register G-Types)
conventions. Most MODBUS masters provide byte-swap and register-swap device (or data
point) configuration to cope with the wide range of implementations.
The products data types cannot be broken into smaller parts. Therefore multi-register data
types cannot be read from or written to on an individual register basis. All of the registers for
a multi-register data-typed item must be read from or written to with a single block read or
write command. The following subsections provide some additional notes for a few of the
more complex G-Types.

11 Registers 4x02049 to 4x02052 are not part of protection setting group #1 so they do not repeat nin any of the
other protection setting groups. These registers are for time synchronization purposes and are standard for most
Schneider Electric products
.
See section 4.13.2.1.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-56

MiCOM P642, P643, P645

SC
4.15 Numeric setting (data types G2 & G35)
Numeric settings are integer representations of real (non-integer) values. The register value
is the number of setting increments (or steps) that the real value is away from the real
minimum value. This is expressed by the following formula:
S
real
= S
min.
+ (S
inc.
x S
numeric
)
Where:
S
real
- Setting real value
S
min.
- Setting real minimum value
S
inc.
- Setting real increment (step) value
S
numeric
- Setting numeric (register) value
For example, a setting with a real value setting range of 0.01 to 10 in steps of 0.01 would
have the following numeric setting values:
Real value
(S
real
)
Numeric value
(S
numeric
)
0.01 0
0.02 1
1.00 99

The G2 numeric data type uses 1 register as an unsigned 16-bit integer, whereas the G35
numeric data type uses 2 registers as an unsigned 32-bit integer. The G2 data type
therefore provides a maximum setting range of 2
16
x S
inc
. Similarly the G35 data type
provides a maximum setting range of 2
32
x S
inc
.
4.16 Date and time format (data type G12)
The date-time data type G12 allows real date and time information to be conveyed down to a
resolution of 1 ms. The data-type is used for record time-stamps and for time
synchronization (see section 4.13.2.1).
The structure of the data type is shown in Table 11 and complies with the IEC60870-5-4
Binary Time 2a format.
Bit position
Byte
7 6 5 4 3 2 1 0
1 m
7
m
6
m
5
m
4
m
3
m
2
m
1
m
0

2 m
15
m
14
m
13
m
12
m
11
m
10
m
9
m
8

3 IV R I
5
I
4
I
3
I
2
I
1
I
0

4 SU R R H
4
H
3
H
2
H
1
H
0

5 W
2
W
1
W
0
D
4
D
3
D
2
D
1
D
0

6 R R R R M
3
M
2
M
1
M
0

7 R Y
6
Y
5
Y
4
Y
3
Y
2
Y
1
Y
0

Where:
m = 059,999ms
I = 059 minutes
H = 023 Hours
W = 17 Day of week; Monday to Sunday, 0 for not calculated
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-57

SC
D = 131 Day of Month
M = 112 Month of year; January to December
Y = 099 Years (year of century)
R = Reserved bit = 0
SU = Summertime: 0=standard time, 1=summer time
IV = Invalid value: 0=valid, 1=invalid
range = 0ms99 years
Table 11: G12 date & time data type structure
The seven bytes of the structure are packed into four 16-bit registers. Two packing formats
are provided: standard and reverse. The prevailing format is selected by the G238 setting in
the Date and Time menu column or by register 4x306 (Modbus IEC Time).
The standard packing format is the default and complies with the IEC60870-5-4 requirement
that byte 1 is transmitted first. This is followed by byte 2 through to byte 7, followed by a null
(zero) byte to make eight bytes in total. Since register data is usually transmitted in big-
endian format (high-order byte followed by low-order byte), byte 1 is in the high-order byte
position followed by byte 2 in the low-order position for the first register. The last register
contains just byte 7 in the high-order position and the low-order byte has a value of zero.
The reverse packing format is the exact byte transmission order reverse of the standard
format. The null (zero) byte is sent as the high-order byte of the first register and byte 7 as
the registers low-order byte. The second registers high-order byte contains byte 6 and byte
5 in its low order byte.
Both packing formats are fully documented in the Relay Menu Database document,
P64x/EN MD for the G12 type.
The principal application of the reverse format is for date-time packet format consistency
when a mixture of MiCOM Px20, Px30, and Px40 series products are being used. This is
especially true when there is a requirement for broadcast time synchronization with a mixture
of such MiCOM products.
The data type provides only the value for the year of the century. The century must be
deduced. The century could be imposed as 20 for applications not dealing with dates stored
in this format from the previous (20th) century. Alternatively, the century can be calculated
as the one that produces the nearest time value to the current date. For example: 30-12-99
is 30-12-1999 when received in 1999 & 2000, but is 30-12-2099 when received in 2050.
This technique allows 2-digit years to be accurately converted to 4 digits in a 50 year
window around the current datum.
The invalid bit has two applications:
1. It can indicate that the date-time information is considered inaccurate, but is the best
information available.

2. Date-time information is not available.

The summertime bit is used to indicate that summertime (day light saving) is being used and,
more importantly, to resolve the alias and time discontinuity which occurs when summertime
starts and ends. This is important for the correct time correlation of time stamped records.
The value of the summertime bit does not affect the time displayed by the product.
The day of the week field is optional and if not calculated is set to zero.
This data type (and therefore the product) does not cater for time zones so the end user
must determine the time zone used by the product. UTC (universal co-ordinated time) is
commonly used and avoids the complications of daylight saving timestamps.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-58

MiCOM P642, P643, P645

SC
4.17 Power and energy measurement data formats (G29 & G125)
The power and energy measurements are available in two data formats, G29 integer format
and G125 IEEE754 floating point format. The G125 format is preferred over the older G29
format.
4.17.1 Data type G29
Data type G29 consists of three registers. The first register is the per-unit power or energy
measurement and is of type G28, which is a signed 16-bit quantity. The second and third
registers contain a multiplier to convert the per-unit value to a real value.
The multiplier is of type G27, which is an unsigned 32-bit quantity. Therefore the overall
value conveyed by the G29 data type must be calculated as G29 = G28 G27.
The product calculates the G28 per unit power or energy value as
G28 = ((measured secondary quantity) / (CT secondary) (110 V / (VT secondary)).
Since data type G28 is a signed 16-bit integer, its dynamic range is constrained to 32768.
This limitation should be borne in mind for the energy measurements, as the G29 value
saturates a long time before the equivalent G125.
The associated G27 multiplier is calculated as
G27 = (CT primary) (VT primary / 110 V) when primary value measurements are selected,
and as
G27 = (CT secondary) (VT secondary / 110 V) when secondary value measurements are
selected.
Due to the required truncations from floating point values to integer values in the calculations
of the G29 component parts and its limited dynamic range, the use of the G29 values is only
recommended when the MODBUS master cannot deal with the G125 IEEE754 floating point
equivalents.
Note: The G29 values must be read in whole multiples of three registers. It is not
possible to read the G28 and G27 parts with separate read commands.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-59

SC
Example:
For A-Phase Power (Watts) (registers 3x00300 - 3x00302) for a 110 V nominal, In = 1 A,
VT ratio = 110 V:110 V and CT ratio = 1 A : 1 A.
Applying A-phase 1A @ 63.51V
A-phase Watts = ((63.51 V 1 A) / In=1 A) (110/Vn=110 V) = 63.51 Watts
The G28 part of the value is the truncated per unit quantity, which is equal to 64 (40h).
The multiplier is derived from the VT and CT ratios set in the product, with the equation
((CT Primary) (VT Primary) / 110 V)). Therefore the G27 part of the value equals 1 and
the overall value of the G29 register set is 641 = 64 W.
The registers would contain:
3x00300 - 0040h
3x00301 - 0000h
3x00302 - 0001h
Using the previous example with a VT ratio = 110,000 V:110 V and CT ratio = 10,000 A :
1 A the G27 multiplier would be 10,000 A 110,000 V / 110 = 10,000,000. The overall
value of the G29 register set is 64 10,000,000 = 640 MW. (Note that there is an actual
error of 49 MW in this calculation due to loss of resolution).
The registers would contain:
3x00300 - 0040h
3x00301 - 0098h
3x00302 - 9680h
4.17.2 Data type G125
Data type G125 is a short float IEEE754 floating point format, which occupies 32 bits in two
consecutive registers. The most significant 16 bits of the format are in the first (low order)
register and the least significant 16 bits in the second register.
The value of the G125 measurement is as accurate as the products ability to resolve the
measurement after it has applied the secondary or primary scaling factors as required. It
does not suffer from the truncation errors or dynamic range limitations associated with the
G29 data format.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-60

MiCOM P642, P643, P645

SC
5. IEC60870-5-103 INTERFACE
The IEC60870-5-103 interface is a master/slave interface with the relay as the slave device.
The relay conforms to compatibility level 2; compatibility level 3 is not supported.
The following IEC60870-5-103 facilities are supported by this interface:
Initialization (Reset)
Time Synchronization
Event Record Extraction
General Interrogation
Cyclic Measurements
General Commands
Disturbance Record Extraction
Private Codes
5.1 Physical connection and link layer
Two connection options are available for IEC60870-5-103, either the rear EIA(RS)-485 port
or an optional rear fiber optic port. If the fiber optic port is fitted, the active port can be
selected using the front panel menu or the front Courier port. However the selection is only
effective following the next relay power up.
For either of the two connection modes, both the relay address and baud rate can be
selected using the front panel menu or the front Courier port. Following a change to either of
these two settings a reset command is required to re-establish communications, see the
description of the reset command in section 5.2 Initialization.
5.2 Initialization
Whenever the relay has been powered up, or if the communication parameters have been
changed, a reset command is required to initialize the communications. The relay responds
to either of the two reset commands (Reset CU or Reset FCB). However, the Reset CU
clears any unsent messages in the relays transmit buffer.
The relay responds to the reset command with an identification message ASDU 5. The
Cause of Transmission COT of this response is either Reset CU or Reset FCB depending on
the nature of the reset command. For information on the content of ASDU 5 see section
IEC60870-5-103 in the Relay Menu Database document, P64x/EN MD.
In addition to the ASDU 5 identification message, if the relay has been powered up it also
produces a power-up event.
5.3 Time synchronization
The relay time and date can be set using the time synchronization feature of the
IEC60870-5-103 protocol. The relay corrects for the transmission delay as specified in
IEC60870-5-103. If the time synchronization message is sent as a send / confirm message,
the relay responds with a confirm. Whether the time-synchronization message is sent as a
send / confirm or a broadcast (send / no reply) message, a time synchronization Class 1
event is generated.
If the relay clock is synchronised using the IRIG-B input, it is not possible to set the relay
time using the IEC60870-5-103 interface. If the time is set using the interface, the relay
creates an event using the current date and time from the internal clock, which is
synchronised to IRIG-B.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-61

SC
5.4 Spontaneous events
Events are categorized using the following information:
Function Type
Information Number
The IEC60870-5-103 profile in the Relay Menu Database document, P64x/EN MD, contains
a complete listing of all events produced by the relay.
5.5 General interrogation
The GI request can be used to read the status of the relay, the function numbers, and
information numbers that are returned during the GI cycle. See the IEC60870-5-103 profile
in the Relay Menu Database document, P64x/EN MD.
5.6 Cyclic measurements
The relay produces measured values using ASDU 9 cyclically. This can be read from the
relay using a Class 2 poll (note ADSU 3 is not used). The rate at which the relay produces
new measured values can be controlled using the Measurement Period setting. This setting
can be edited from the front panel menu or the front Courier port and is active immediately
following a change.

The measurands transmitted by the relay are sent as a proportion of 2.4 times the rated
value of the analog value.
5.7 Commands
A list of the supported commands is contained in the Relay Menu Database document,
P64x/EN MD. The relay responds to other commands with an ASDU 1, with a Cause of
Transmission (COT) indicating negative acknowledgement.
5.8 Test mode
Using either the front panel menu or the front Courier port, it is possible to disable the relay
output contacts to allow secondary injection testing to be performed. This is interpreted as
test mode by the IEC60870-5-103 standard. An event is produced to indicate both entry to
and exit from test mode. Spontaneous events and cyclic measured data transmitted while
the relay is in test mode has a COT of test mode.
5.9 Disturbance records
The disturbance records are stored in uncompressed format and can be extracted using the
standard mechanisms described in IEC60870-5-103. Note IEC60870-5-103 only supports
up to 8 records.
5.10 Blocking of monitor direction
The relay supports a facility to block messages in the Monitor direction and in the Command
direction. Messages can be blocked in the Monitor and Command directions using the menu
commands, Communications - CS103 Blocking Disabled / Monitor Blocking / Command
Blocking or DDB signals Monitor Blocked and Command Blocked.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-62

MiCOM P642, P643, P645

SC
6. DNP3.0 INTERFACE
6.1 DNP3.0 protocol
The DNP3.0 protocol is defined and administered by the DNP Users Group. For information
on the user group, DNP3.0 in general and the protocol specifications, see www.dnp.org
The descriptions given here are intended to accompany the device profile document that is
included in the Relay Menu Database document, P64x/EN MD. The DNP3.0 protocol is not
described here, please refer to the documentation available from the user group. The device
profile document specifies the full details of the DNP3.0 implementation for the relay. This is
the standard format DNP3.0 document that specifies which objects; variations and qualifiers
are supported. The device profile document also specifies what data is available from the
relay using DNP3.0. The relay operates as a DNP3.0 slave and supports subset level 2 of
the protocol, plus some of the features from level 3.
DNP3.0 communication uses the EIA(RS)-485 communication port at the rear of the relay.
The data format is 1 start bit, 8 data bits, an optional parity bit and 1 stop bit. Parity is
configurable (see menu settings below).
6.2 DNP3.0 menu setting
The following settings are in the DNP3.0 menu in the Communications column.
Setting Range Description
Remote Address 0 - 65534 DNP3.0 address of relay (decimal)
Baud Rate 1200, 2400, 4800,
9600, 19200,
38400
Selectable baud rate for DNP3.0
communication
Parity None, Odd, Even Parity setting
RP1 Physical Link Copper or Fiber
Optic
This cell defines whether an electrical
EIA(RS)485 or fiber optic connection is being
used for communication between the master
station and relay. If Fiber Optic is selected,
the optional fiber optic communications board
is required.
Time Sync. Enabled, Disabled Enables or disables the relay requesting time
sync. from the master using IIN bit 4 word 1
Meas Scaling
Primary,
Secondary or
Normalized
Setting to report analog values in terms of
primary, secondary or normalized (with
respect to the CT/VT ratio setting) values.
Message Gap 0 - 50 msec
Setting to allow the master station to have an
interframe gap.
DNP Need Time 1 30 mins
The length of time waited before requesting
another time sync from the master.
DNP App Fragment 1 2048 bytes
The maximum message length (application
fragment size) transmitted by the relay.
DNP App Timeout 1 -120 s
The length of time waited after sending a
message fragment and waiting for a
confirmation from the master.
DNP SBO Timeout 1 10 s
The length of time waited after receiving a
select command and waiting for an operate
confirmation from the master.
DNP Link Timeout 0 120 s
The length of time the relay waits for a Data
Link Confirm from the master. A value of 0
means data link support disabled and 1 to
120 seconds is the timeout setting.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-63

SC
If the DNP3.0 over Ethernet option is selected, further settings are presented, as shown in
the following table.
Setting Range Description
DNP Time Sync. Disabled or
Enabled
If set to Enabled the DNP3.0 master station
can be used to synchronize the time on the
relay. If set to Disabled, either the internal
free running clock or the IRIG-B input are
used.
Meas Scaling Primary,
Secondary or
Normalized
Setting to report analog values in terms of
primary, secondary or normalized values, with
respect to the CT/VT ratio setting.
NIC Tunl Timeout 1 - 30 mins Time waited before an inactive tunnel to a
master station is reset.
NIC Link Report Alarm, Event or
None
Configures how a failed or unfitted network
link (copper or fiber) is reported:
Alarm an alarm is raised for a failed link
Event an event is raised for a failed link
None nothing reported for a failed link
NIC Link Timeout 0.1 60 s Time waited, after failed network link is
detected, before communication by the
alternative media interface is attemped.
6.3 Object 1 binary inputs
Object 1, binary inputs, contains information describing the state of signals in the relay,
which mostly form part of the digital data bus (DDB). In general these include the state of
the output contacts and input optos, alarm signals and protection start and trip signals. The
DDB number column in the device profile document provides the DDB numbers for the
DNP3.0 point data. These can be used to cross-reference to the DDB definition list. See the
Relay Menu Database document, P64x/EN MD. The binary input points can also be read as
change events using object 2 and object 60 for class 1-3 event data.
6.4 Object 10 binary outputs
Object 10, binary outputs, contains commands that can be operated using DNP3.0.
Therefore the points accept commands of type pulse on [null, trip, close] and latch on/off as
detailed in the device profile in the Relay Menu Database document, P64x/EN MD and
execute the command once for either command. The other fields are ignored (queue, clear,
trip/close, in time and off time).
There is an additional image of the control inputs. Described as alias control inputs, they
reflect the state of the control input, but with a dynamic nature.
If the Control Input DDB signal is already SET and a new DNP SET command is sent to
the Control Input, the Control Input DDB signal goes momentarily to RESET and then
back to SET.
If the Control Input DDB signal is already RESET and a new DNP RESET command is
sent to the Control Input, the Control Input DDB signal goes momentarily to SET and
then back to RESET.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-64

MiCOM P642, P643, P645

SC

Figure 12 Behavior when control input is set to pulsed or latched
Many of the relays functions are configurable so some of the object 10 commands described
in the following sections may not be available. A read from object 10 reports the point as off-
line and an operate command to object 12 generates an error response.
Examples of object 10 points that maybe reported as off-line are:
Activate setting groups - Ensure setting groups are enabled
CB trip/close - Ensure remote CB control is enabled
Reset NPS thermal - Ensure NPS thermal protection is enabled
Reset thermal O/L - Ensure thermal overload protection is enabled
Reset RTD flags - Ensure RTD Inputs is enabled
Control inputs - Ensure control inputs are enabled
6.5 Object 20 binary counters
Object 20, binary counters, contains cumulative counters and measurements. The binary
counters can be read as their present running value from object 20, or as a frozen value
from object 21. The running counters of object 20 accept the read, freeze and clear
functions. The freeze function takes the current value of the object 20 running counter and
stores it in the corresponding object 21 frozen counter. The freeze and clear function resets
the object 20 running counter to zero after freezing its value.
Binary counter and frozen counter change event values are available for reporting from
object 22 and object 23 respectively. Counter change events (object 22) only report the
most recent change, so the maximum number of events supported is the same as the total
number of counters. Frozen counter change events (object 23) are generated whenever a
freeze operation is performed and a change has occurred since the previous freeze
command. The frozen counter event queues store the points for up to two freeze operations.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-65

SC
6.6 Object 30 analog input
Object 30, analog inputs, contains information from the relays measurements columns in the
menu. All object 30 points can be reported as 16 or 32-bit integer values with flag, 16 or 32-
bit integer values without flag, as well as short floating point values.
Analogue values can be reported to the master station as primary, secondary or normalized
values (which takes into account the relays CT and VT ratios) and this is settable in the
DNP3.0 Communications Column in the relay. Corresponding deadband settings can be
displayed in terms of a primary, secondary or normalized value. Deadband point values can
be reported and written using Object 34 variations.
The deadband is the setting used to determine whether a change event should be generated
for each point. The change events can be read using object 32 or object 60. These events
are generated for any point which has a value changed by more than the deadband setting
since the last time the data value was reported.
Any analog measurement that is unavailable when it is read is reported as offline. For
example, the frequency when the current and voltage frequency is outside the tracking range
of the relay or the thermal state when the thermal protection is disabled in the configuration
column. All object 30 points are reported as secondary values in DNP3.0 (with respect to CT
and VT ratios).
6.7 Object 40 analog output
The conversion to fixed-point format requires the use of a scaling factor, which is
configurable for the various types of data within the relay such as current, voltage, and
phase angle. All Object 40 points report the integer scaling values and Object 41 is available
to configure integer scaling quantities.
6.8 DNP3.0 configuration using MiCOM S1 Studio
A PC support package for DNP3.0 is available as part of MiCOM S1 Studio to allow
configuration of the relays DNP3.0 response. The PC is connected to the relay using a
serial cable to the 9-pin connector on the front of the relay, see chapter P64x/EN IT. The
configuration data is uploaded from the relay to the PC in a block of compressed format data
and downloaded to the relay in a similar manner after modification. The new DNP3.0
configuration takes effect in the relay after the download is complete. To restore the default
configuration at any time, from the Configuration column, select the Restore Defaults cell
then select All Settings.
In MiCOM S1 Studio, the DNP3.0 data is shown in three main folders, one folder each for
the point configuration, integer scaling and default variation (data format). The point
configuration also includes screens for binary inputs, binary outputs, counters and analogue
input configuration.

P64x/EN SC/A42-S SCADA Communications

(SC) 13-66

MiCOM P642, P643, P645

SC
7. IEC 61850 ETHERNET INTERFACE
7.1 Introduction
IEC 61850 is the international standard for Ethernet-based communication in substations. It
enables integration of all protection, control, measurement and monitoring functions in a
substation, and provides the means for interlocking and inter-tripping. It combines the
convenience of Ethernet with the security which is essential in substations today.
The MiCOM protection relays can integrate with the PACiS substation control systems, to
complete Schneider Electric Automation's offer of a full IEC 61850 solution for the
substation. The majority of MiCOM Px3x and Px4x relay types can be supplied with
Ethernet, in addition to traditional serial protocols. Relays which have already been
delivered with UCA2.0 on Ethernet can be easily upgraded to IEC 61850.
7.2 What is IEC 61850?
IEC 61850 is a 14-part international standard, which defines a communication architecture
for substations. It is more than just a protocol and provides:
Standardized models for IEDs and other equipment in the substation
Standardized communication services (the methods used to access and exchange data)
Standardized formats for configuration files
Peer-to-peer (for example, relay to relay) communication
The standard includes mapping of data onto Ethernet. Using Ethernet in the substation
offers many advantages, most significantly including:
High-speed data rates (currently 100 Mbits/s, rather than tens of kbits/s or less used by
most serial protocols)
Multiple masters (called clients)
Ethernet is an open standard in every-day use
Schneider Electric has been involved in the Working Groups which formed the standard,
building on experience gained with UCA2.0, the predecessor of IEC 61850.
7.2.1 Interoperability
A major benefit of IEC 61850 is interoperability. IEC 61850 standardizes the data model of
substation IEDs which simplifies integration of different vendors products. Data is accessed
in the same way in all IEDs, regardless of the vendor, even though the protection algorithms
of different vendors relays may be different.
IEC 61850-compliant devices are not interchangeable, you cannot replace one device with
another. However, the terminology is predefined and anyone with knowledge of IEC 61850
can quickly integrate a new device without mapping all of the new data. IEC 61850 improves
substation communications and interoperability at a lower cost to the end user.
7.2.2 The data model
To ease understanding, the data model of any IEC 61850 IED can be viewed as a hierarchy
of information. The categories and naming of this information is standardized in the
IEC 61850 specification.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-67

SC

Figure 13 Data model layers in IEC 61850
The levels of this hierarchy can be described as follows:
Physical Device Identifies the actual IED in a system. Typically
the devices name or IP address can be used (for
example Feeder_1 or 10.0.0.2).
Logical Device Identifies groups of related Logical Nodes in
the Physical Device. For the MiCOM relays, five
Logical Devices exist: Control, Measurements,
Protection, Records, System.
Wrapper/Logical Node Instance Identifies the major functional areas in the
IEC 61850 data model. Either 3 or 6 characters
are used as a prefix to define the functional group
(wrapper) while the actual functionality is identified
by a 4 character Logical Node name, suffixed by an
instance number. For example, XCBR1 (circuit
breaker), MMXU1 (measurements), FrqPTOF2
(overfrequency protection, stage 2).
Data Object This next layer is used to identify the type of data
presented. For example, Pos (position) of Logical
Node type XCBR.
Data Attribute This is the actual data (such as measurement
value, status, and description). For example,
stVal (status value) indicates the actual position of
the circuit breaker for Data Object type Pos of
Logical Node type XCBR.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-68

MiCOM P642, P643, P645

SC
7.3 IEC 61850 in MiCOM relays
IEC 61850 is implemented in MiCOM relays by use of a separate Ethernet card. This card
manages the majority of the IEC 61850 implementation and data transfer to avoid any
impact on the performance of the protection.
To communicate with an IEC 61850 IED on Ethernet, it is necessary only to know its IP
address. This can then be configured into either:
An IEC 61850 client (or master), for example a PACiS computer (MiCOM C264) or
HMI, or
An MMS browser, with which the full data model can be retrieved from the IED, without
any prior knowledge
7.3.1 Capability
The IEC 61850 interface provides the following capabilities:
Read access to measurements
All measurands are presented using the measurement Logical Nodes, in the
Measurements Logical Device. Reported measurement values are refreshed by the
relay once per second, in line with the relay user interface.
Generation of unbuffered reports on change of status/measurement
Unbuffered reports, when enabled, report any change of state in statuses and
measurements (according to deadband settings).
Support for time synchronization over an Ethernet link
Time synchronization is supported using SNTP (Simple Network Time Protocol). This
protocol is used to synchronize the internal real time clock of the relays.
GOOSE peer-to-peer communication
GOOSE communications of statuses are included as part of the IEC 61850
implementation. See section 7.6 for more details.
Disturbance record extraction
Disturbance records can be extracted from MiCOM relays by file transfer, as ASCII
format COMTRADE files.
Controls
The following control services are available:
Direct Control
Direct Control with enhanced security
Select Before Operate (SBO) with enhanced security
Controls are applied to open and close circuit breakers using XCBR.Pos and
DDB signals Control Trip and Control Close.
System/LLN0. LLN0.LEDRs are used to reset any trip LED indications.
Reports
Reports only include data objects that have changed and not the complete dataset.
The exceptions to this are a General Interrogation request and integrity reports.
Buffered Reports
Eight Buffered Report Control Blocks, (BRCB), are provided in SYSTEM/LLN0 in
Logical Device System.
Buffered reports are configurable to use any configurable dataset located in the same
Logical device as the BRCB (SYSTEM/LLN0).
Unbuffered Reports
Sixteen Unbuffered Report Control Blocks, (URCB) are provided in SYSTEM/LLN0 in
Logical Device System.
Unbuffered reports are configurable to use any configurable dataset located in the
same Logical device as the URCB (SYSTEM/LLN0).
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-69

SC
Configurable Data Sets
It is possible to create and configure datasets in any Logical Node using the IED
Configurator. The maximum number of datasets will be specified in an IEDs ICD file.
An IED is capable of handling 100 datasets.
Published GOOSE message
Eight GOCBs are provided in SYSTEM/LLN0.
Uniqueness of control
The Uniqueness of control mechanism is implemented in the P64x to be consistent
with the PACiS mechanism. This requires the relay to subscribe to the OrdRun signal
from all devices in the system and be able to publish such a signal in a GOOSE
message.
Select Active Setting Group
Functional protection groups can be enabled or disabled using private mod/beh
attributes in the Protection/LLN0.OcpMod object. Setting groups are selectable using
the Setting Group Control Block class, (SGCB). The Active Setting Group can be
selected using the System/LLN0.SP.SGCB.ActSG data attribute in Logical Device
System.
Quality for GOOSE
It is possible to process the quality attributes of any Data Object in an incoming
GOOSE message. Devices that do not support IEC61850 quality flags send quality
attributes as all zeros.
Address List
An Address List document (to be titled ADL) is produced for each IED which shows
the mapping between the IEC61850 data model and the internal data model of the
IED. It includes a mapping in the reverse direction, which may be more useful. This
document is separate from the PICS/MICS document.
Originator of Control
Originator of control mechanism is implemented for operate response message and in
the data model on the ST of the related control object, consistent with the PACiS
mechanism.
Metering
MMTR (metering) logical node is implemented in P14x. All metered values in the
MMTR logical node are of type BCR. The actVal attribute of the BCR class is of type
INT128, but this type is not supported by the SISCO MMSLite library. Instead, an
INT64 value will be encoded for transmission.
A SPC data object named MTTRs has been included in the MMTR logical node. This
control will reset the demand measurements. A SPC data object named MTTRs is
also included in the PTTR logical node. This control will reset the thermal
measurements.
Scaled measurements
The Unit definition, as per IEC specifies an SI unit and an optional multiplier for each
measurement. This allows a magnitude of measurement to be specified e.g. mA, A,
kA, MA.
The multiplier will always be included in the Unit definition and will be configurable in
SCL, but not settable at runtime. It will apply to the magnitude, rangeC.min &
rangeC.max attributes. rangeC.min & rangeC.max will not be settable at runtime to be
more consistent with Px30 and to reduce configuration problems regarding
deadbands.
Setting changes, such as changes to protection settings, are done using MiCOM S1 Studio.
These changes can also be done using the relays front port serial connection or the relays
Ethernet link, and is known as tunneling.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-70

MiCOM P642, P643, P645

SC
7.3.2 IEC 61850 configuration
One of the main objectives of IEC 61850 is to allow IEDs to be directly configured from a
configuration file generated at system configuration time. At the system configuration level,
the capabilities of the IED are determined from an IED capability description file (ICD), which
is provided with the product. Using a collection of these ICD files from different products, the
entire protection of a substation can be designed, configured and tested (using simulation
tools) before the product is even installed into the substation.
To help this process, the MiCOM S1 Studio Support Software provides an IEC61850 IED
Configurator tool. Select Tools > IEC61850 IED Configurator. This tool allows the
preconfigured IEC 61850 configuration file (SCD or CID) to be imported and transferred to
the IED. The configuration files for MiCOM relays can also be created manually, based on
their original IED Capability Description (ICD) file.
Other features include the extraction of configuration data for viewing and editing, and a
sophisticated error-checking sequence. The error checking ensures the configuration data is
valid for sending to the IED and ensures the IED functions correctly in the substation.
To help the user, some configuration data is available in the IED CONFIGURATOR column
of the relay user interface, allowing read-only access to basic configuration data.
7.3.2.1 Configuration banks
To promote version management and minimize down-time during system upgrades and
maintenance, the MiCOM relays have incorporated a mechanism consisting of multiple
configuration banks. These configuration banks are categorized as:
Active Configuration Bank
Inactive Configuration Bank
Any new configuration sent to the relay is automatically stored in the inactive configuration
bank, therefore not immediately affecting the current configuration. Both active and inactive
configuration banks can be extracted at any time.
When the upgrade or maintenance stage is complete, the IED Configurator tool can be used
to transmit a command to a single IED. This command authorizes the activation of the new
configuration contained in the inactive configuration bank, by switching the active and
inactive configuration banks. This technique ensures that the system down-time is
minimized to the start-up time of the new configuration. The capability to switch the
configuration banks is also available using the IED CONFIGURATOR column.
For version management, data is available in the IED CONFIGURATOR column in the relay
user interface, displaying the SCL Name and Revision attributes of both configuration banks.
7.3.2.2 Network connectivity
Note: This section presumes a prior knowledge of IP addressing and related
topics. Further details on this topic may be found on the Internet
(search for IP Configuration) and in numerous relevant books.
Configuration of the relay IP parameters (IP Address, Subnet Mask, Gateway) and SNTP
time synchronization parameters (SNTP Server 1, SNTP Server 2) is performed by the IED
Configurator tool. If these parameters are not available using an SCL file, they must be
configured manually.
If the assigned IP address is duplicated elsewhere on the same network, the remote
communications do not operate in a fixed way. However, the relay checks for a conflict at
power up and every time the IP configuration is changed. An alarm is raised if an IP conflict
is detected.
Use the Gateway setting to configure the relay to accept data from networks other than the
local network.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-71

SC
7.4 The data model of MiCOM relays
The data model naming adopted in the Px30 and Px40 relays has been standardized for
consistency. The Logical Nodes are allocated to one of the five Logical Devices, as
appropriate, and the wrapper names used to instantiate Logical Nodes are consistent
between Px30 and Px40 relays.
The data model is described in the Model Implementation Conformance Statement (MICS)
document, which is available separately. The MICS document provides lists of Logical
Device definitions, Logical Node definitions, Common Data Class and Attribute definitions,
Enumeration definitions, and MMS data type conversions. It generally follows the format
used in Parts 7-3 and 7-4 of the IEC 61850 standard.
7.5 The communication services of MiCOM relays
The IEC 61850 communication services which are implemented in the Px30 and Px40 relays
are described in the Protocol Implementation Conformance Statement (PICS) document,
which is available separately. The PICS document provides the Abstract Communication
Service Interface (ACSI) conformance statements as defined in Annex A of Part 7-2 of the
IEC 61850 standard.
7.6 Peer-to-peer (GSE) communications
The implementation of IEC 61850 Generic Substation Event (GSE) sets the way for cheaper
and faster inter-relay communications. The generic substation event model provides fast
and reliable system-wide distribution of input and output data values. The generic substation
event model is based on autonomous decentralization This provides an efficient method of
allowing simultaneous delivery of the same generic substation event information to more
than one physical device, by using multicast services.
The use of multicast messaging means that IEC 61850 GOOSE uses a publisher-subscriber
system to transfer information around the network*. When a device detects a change in one
of its monitored status points, it publishes (sends) a new message. Any device that is
interested in the information subscribes (listens) to the data message.
Note: * Multicast messages cannot be routed across networks without
specialized equipment.
Each new message is retransmitted at user-configurable intervals until the maximum interval
is reached, to overcome possible corruption due to interference and collisions. In practice,
the parameters which control the message transmission cannot be calculated. Time must be
allocated to the testing of GSE schemes before or during commissioning; in just the same
way a hardwired scheme must be tested.
7.6.1 Scope
A maximum of 32 virtual inputs are available in the PSL which can be mapped directly to a
published dataset in a GOOSE message (only 1 fixed dataset is supported). All published
GOOSE signals are BOOLEAN values.
Each GOOSE signal contained in a subscribed GOOSE message can be mapped to any of
the 32 virtual inputs in the PSL. The virtual inputs allow the mapping to internal logic
functions for protection control, directly to output contacts or LEDs for monitoring.
The MiCOM relay can subscribe to all GOOSE messages but only the following data types
can be decoded and mapped to a virtual input:
BOOLEAN
BSTR2
INT16
INT32
INT8
P64x/EN SC/A42-S SCADA Communications

(SC) 13-72

MiCOM P642, P643, P645

SC
UINT16
UINT32
UINT8
7.6.2 IEC 61850 GOOSE configuration
From MiCOM S1 Studio select Tools > IEC61850 IED Configurator.
Make sure the configuration is correct as this ensures efficient GOOSE scheme operation.
Use the relay user interface to enable GOOSE signaling and to apply Test Mode.
7.7 Ethernet functionality
Settings relating to a failed Ethernet link are available in the COMMUNICATIONS column of
the relay user interface.
7.7.1 Ethernet disconnection
IEC 61850 Associations are unique and made to the relay between the client (master) and
server (IEC 61850 device). If the Ethernet is disconnected, such associations are lost and
must be re-established by the client. The TCP_KEEPALIVE function is implemented in the
relay to monitor each association and terminate any which are no longer active.
7.7.2 Loss of power
If the relay's power is removed, the relay allows the client to re-establish associations without
a negative impact on the relays operation. As the relay acts as a server in this process, the
client must request the association. Uncommitted settings are cancelled when power is lost.
Reports requested by connected clients are reset and must be re-enabled by the client when
the client next creates the new association to the relay.


SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-73

SC
8. SECOND REAR COMMUNICATIONS PORT (COURIER)
Relays with Courier, MODBUS, IEC60870-5-103 or DNP3.0 protocol on the first rear
communications port have the option of a second rear port, running the Courier language.
The second port is intended typically for dial-up modem access by protection engineers or
operators, when the main port is reserved for SCADA communication traffic.
Communication is through one of three physical links: K-Bus, EIA(RS)-485 or EIA(RS)-232
1
.
The port supports full local or remote protection and control access using MiCOM S1 Studio.
When changing the port configuration between K-Bus, EIA(RS)-485 and EIA(RS)-232,
reboot the relay to update the hardware configuration of the second rear port.
The EIA(RS)-485 and EIA(RS)-232 protocols can be configured to operate with a modem,
using an IEC60870 10-bit frame.
Port configuration Valid communication protocol
K-Bus K-Bus
EIA(RS)-232
IEC60870 FT1.2, 11-bit frame
IEC60870, 10-bit frame
EIA(RS)-485
IEC60870 FT1.2, 11-bit frame
IEC60870, 10-bit frame
If both rear communications ports are connected to the same bus, make sure their address
settings are not the same to avoid message conflicts.
8.1 Courier protocol
See the following documentation for a detailed description of the Courier protocol, command
set and link description.
R6509 K-Bus Interface Guide
R6510 IEC60870 Interface Guide
R6511 Courier Protocol
R6512 Courier User Guide
The second rear communications port is functionally the same as described in section 2.2 for
a Courier rear communications port, with the following exceptions:
8.2 Event extraction
Automatic event extraction is not supported when the first rear port protocol is Courier,
MODBUS or CS103. It is supported when the first rear port protocol is DNP3.0.
8.3 Disturbance record extraction
Automatic disturbance record extraction is not supported when the first rear port protocol is
Courier, MODBUS or CS103. It is supported when the first rear port protocol is DNP3.0.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-74

MiCOM P642, P643, P645

SC
8.4 Connection to the second rear port
The second rear Courier port connects using the 9-way female D-type connector (SK4) in
the middle of the card end plate (between the IRIG-B connector and lower D-type). The
connection complies with EIA(RS)-574.
For IEC60870-5-2 over EIA(RS)-232.
Pin Connection
1 No Connection
2 RxD
3 TxD
4 DTR#
5 Ground
6 No Connection
7 RTS#
8 CTS#
9 No Connection
For K-bus or IEC60870-5-2 over EIA(RS)-485
Pin* Connection
4 EIA(RS)-485 - 1 (+ ve)
7 EIA(RS)-485 - 2 (- ve)
* - All other pins unconnected.
#
- These pins are control lines for use with a modem.
NOTES:
Connector pins 4 and 7 are used by both the EIA(RS)-232and EIA(RS)-485 physical
layers, but for different purposes. Therefore, the cables should be removed during
configuration switches.
When using the EIA(RS)-485 protocol, an EIA(RS)-485 to EIA(RS)-232 converter is
needed to connect the relay to a modem or PC running MiCOM S1 Studio. A Schneider
Electric CK222 is recommended.
EIA(RS)-485 is polarity sensitive, with pin 4 positive (+) and pin 7 negative (-).
The K-Bus protocol can be connected to a PC using a KITZ101 or 102.
SCADA Communications P64x/EN SC/A42-S
MiCOM P642, P643, P645

(SC) 13-75

SC
9. SK5 PORT CONNECTION
The lower 9-way D-type connector (SK5) is currently unsupported. Do not connect to this
port.
P64x/EN SC/A42-S SCADA Communications

(SC) 13-76

MiCOM P642, P643, P645

SC

Symbols and Glossary P64x/EN SG/A42
MiCOM P642, P643, P645


SG
SYMBOLS AND GLOSSARY









Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 5)
10P643xx (xx = 01 to 6)
10P645xx (xx = 01 to 9)
P64x/EN SG/A42 Symbols and Glossary



MiCOM P642, P643, P645

SG

Symbols and Glossary P64x/EN SG/A42
MiCOM P642, P643, P645

(SG) 14-1

SG
Logic symbols
Symbols Explanation
< Less than:
Used to indicate an under threshold, such as undercurrent (current dropout).
> Greater than:
Used to indicate an over threshold, such as overcurrent (current overload).
& Logical AND:
Used in logic diagrams to show an AND-gate function.
1 Logical OR:
Used in logic diagrams to show an OR-gate function.
o
A small circle on the input or output of a logic gate:
Indicates a NOT (invert) function.
52a A circuit breaker closed auxiliary contact:
The contact is in the same state as the breaker primary contacts.
52b A circuit breaker open auxiliary contact:
The contact is in the opposite state to the breaker primary contacts.
64R
Rotor earth fault protection
64S
100% stator earth (ground) fault protection using a low frequency injection method.
Sigma:
Used to indicate a summation, such as cumulative current interrupted.
Tau:
Used to indicate a time constant, often associated with thermal characteristics.
BU Backup:
Typically a back-up protection element.
C/O A changeover contact having normally closed and normally open connections:
Often called a form C contact.
CB Circuit breaker.
CB Aux. Circuit breaker auxiliary contacts:
Indication of the breaker open/closed status.
CBF Circuit breaker failure protection.
CLIO Current Loop Input Output:
0-1 mA/0-10 mA/0-20 mA/4-20 mA transducer inputs and outputs
CLI = current loop input - 0-1 mA/0-10 mA/0-20 mA/4-20 mA transducer input
CLO = current loop output - 0-1m A/0-10m A/0-20 mA/4-20 mA transducer output
CT Current transformer.
CTRL. Abbreviation of Control:
As used for the Control Inputs function.
CTS Current transformer supervision:
To detect CT input failure.
P64x/EN SG/A42 Symbols and Glossary

(SG) 14-2

MiCOM P642, P643, P645

SG
Symbols Explanation
DDB Digital data bus within the programmable scheme logic:
A logic point that has a zero or 1 status. DDB signals are mapped in logic to customize
the relays operation.
DEF Directional earth fault protection:
A directionalized earth (ground) fault aided scheme.
Dly Time delay.
DT Abbreviation of Definite Time:
An element which always responds with the same constant time delay on operation.
E/F Earth fault:
Directly equivalent to ground fault.
EMC ElectroMagnetic Compatibility
FLC Full load current:
The nominal rated current for the circuit.
Flt. Abbreviation of Fault:
Typically used to indicate faulted phase selection.
FN Function.
Fwd. Indicates an element responding to a flow in the Forward direction.
F> An overfrequency element:
Could be labeled 81O in ANSI terminology.
F< An underfrequency element:
Could be labeled 81U in ANSI terminology.
Trans
Diff
A transformer differential element:
Could be labeled 87 in ANSI terminology.
Gnd. Abbreviation of Ground:
Used to identify settings that relate to ground (earth) faults.
GRP. Abbreviation of Group:
Typically an alternative setting group.
I Current.
I

Current raised to a power:


Such as through fault monitors the square of current squared (

power = 2).
I< An undercurrent element:
Responds to current dropout.
I> A phase overcurrent element:
Could be labeled 50/51 in ANSI terminology.
IED
Intelligent Electronic Device
I
0
Zero sequence current:
Equals one third of the measured neutral/residual current.
I
1
Positive sequence current.
I
2
Negative sequence current.
I1 Positive sequence current.
I2 Negative sequence current.
Symbols and Glossary P64x/EN SG/A42
MiCOM P642, P643, P645

(SG) 14-3

SG
Symbols Explanation
I2> Negative sequence overcurrent element
Could be labeled 46OC in ANSI terminology.
I2pol Negative sequence polarizing current.
IA Phase A current:
Might be phase L1, red phase.. or other, in customer terminology.
IB Phase B current:
Might be phase L2, yellow phase.. or other, in customer terminology.
IC Phase C current:
Might be phase L3, blue phase.. or other, in customer terminology.
ID Abbreviation of Identifier:
Often a label used to track a software version installed.
IDMT Inverse definite minimum time:
A characteristic whose trip time depends on the measured input (e.g. current) according
to an inverse-time curve.
In The rated nominal current of the relay:
Software selectable as 1 amp or 5 amp to match the line CT input.
IN Neutral current, or residual current:
This results from an internal summation of the three measured phase currents.
IN> A neutral (residual) overcurrent element:
Detects earth (ground) faults. Could be labeled 50N/51N in ANSI terminology.
Inh An inhibit signal.
IREF> A Restricted Earth Fault overcurrent element:
Detects earth (ground) faults. Could be labeled 64 in ANSI terminology.
ISBEF> Standby Earth Fault overcurrent element:
Detects earth (ground) faults. Could be labeled 50N/51N in ANSI terminology.
Inst. An element with instantaneous operation:
i.e. having no deliberate time delay.
I/O Abbreviation of Inputs and Outputs:
Used in connection with the number of optocoupled inputs and output contacts within
the relay.
I/P Abbreviation of Input.
LCD Liquid crystal display:
The front-panel text display on the relay.
LD Abbreviation of Level Detector:
An element responding to a current or voltage below its set threshold.
LED Light emitting diode:
Red or green indicator on the relay front-panel.
MCB A miniature circuit breaker:
Used instead of a fuse to protect VT secondary circuits.
N Indication of Neutral involvement in a fault:
i.e. a ground (earth) fault.
N/A Not applicable.
P64x/EN SG/A42 Symbols and Glossary

(SG) 14-4

MiCOM P642, P643, P645

SG
Symbols Explanation
N/C A normally closed or break contact:
Often called a form B contact.
N/O A normally open or make contact:
Often called a form A contact.
NPS Negative phase sequence.
NXT Abbreviation of Next:
In connection with hotkey menu navigation.
NVD Neutral voltage displacement:
Equivalent to residual overvoltage protection.
O/P Abbreviation of output.
Opto An optocoupled logic input:
Alternative terminology: binary input.
P1 Used in IEC terminology to identify the primary CT terminal polarity:
Replace by a dot when using ANSI standards.
P2 Used in IEC terminology to identify the primary CT terminal polarity:
The non-dot terminal.
PCB Printed Circuit Board.
Ph Abbreviation of Phase:
Used in distance settings to identify settings that relate to phase-phase faults.
Pol Abbreviation of Polarizing:
Typically the polarizing voltage used in making directional decisions.
PSL Programmable scheme logic:
The part of the relays logic configuration that can be modified by the user, using the
graphical editor within MiCOM S1 Studio software.
R Resistance ().
RCA Abbreviation of Relay Characteristic Angle:
The center of the directional characteristic.
REF Restricted Earth (ground) Fault protection.
Rev. Indicates an element responding to a flow in the reverse direction.
RMS The equivalent a.c. current:
Taking into account the fundamental, plus the equivalent heating effect of any
harmonics. Abbreviation of root mean square.
RP Abbreviation of Rear Port:
The communication ports on the rear of the relay.
RTD
Resistance temperature device.
Rx Abbreviation of Receive:
Typically used to indicate a communication receive line/pin.
S1 Used in IEC terminology to identify the secondary CT terminal polarity:
Replace by a dot when using ANSI standards.
S2 Used in IEC terminology to identify the secondary CT terminal polarity:
The non-dot terminal.
Also used to signify negative sequence apparent power, S2 = V2 x I2.
t A time delay.
Symbols and Glossary P64x/EN SG/A42
MiCOM P642, P643, P645

(SG) 14-5

SG
Symbols Explanation
TCS Trip circuit supervision.
TD The time dial multiplier setting:
Applied to inverse-time curves (ANSI/IEEE).
TE A standard for measuring the width of a relay case:
One inch = 5TE units.
TMS The time multiplier setting applied to inverse-time curves (IEC).
Tx Abbreviation of Transmit:
Typically used to indicate a communication transmit line/pin.
V Voltage.
V< An undervoltage element:
Could be labeled 27 in ANSI terminology.
V> An overvoltage element:
Could be labeled 59 in ANSI terminology.
V
0
Zero sequence voltage:
Equals one third of the measured neutral/residual voltage.
V
1
Positive sequence voltage.
V
2
Negative sequence voltage.
V2pol Negative sequence polarizing voltage.
VA Phase A voltage:
Might be phase L1, red phase.. or other, in customer terminology.
VB Phase B voltage:
Might be phase L2, yellow phase.. or other, in customer terminology.
VC Phase C voltage:
Might be phase L3, blue phase.. or other, in customer terminology.
V/Hz An overfluxing element, flux is proportional to voltage/frequency:
Could be labeled 24 in ANSI terminology.
Vk IEC knee point voltage of a current transformer.
Vn The rated nominal voltage of the relay:
To match the line VT input.
VN Vres. Neutral voltage displacement, or residual voltage.
VN> A residual (neutral) overvoltage element:
Could be labeled 59N in ANSI terminology.
VT Voltage transformer.
VTS Voltage transformer supervision:
To detect VT input failure.
Vx An auxiliary supply voltage:
Typically the substation battery voltage used to power the relay.

P64x/EN SG/A42 Symbols and Glossary

(SG) 14-6

MiCOM P642, P643, P645

Logic timers
Logic
symbols
Explanation Time Chart
t
0

Delay on pick-up timer, t

t
INPUT
OUTPUT
INPUT
OUTPUT
t

0
t

Delay on drop-off timer, t

t
t
INPUT
OUTPUT
INPUT
OUTPUT

t1
t2

Delay on pick-up/drop-off timer

t1 t2
t1 t2
INPUT
OUTPUT
INPUT
OUTPUT

t

Pulse timer

t
t
INPUT
OUTPUT
INPUT
OUTPUT

t

Pulse pick-up falling edge

t
INPUT
OUTPUT

t

Pulse pick-up raising edge

t
INPUT
OUTPUT

Latching

Latch

INPUT
OUTPUT

SG
Symbols and Glossary P64x/EN SG/A42
MiCOM P642, P643, P645

(SG) 14-7

Logic
Explanation Time Chart
symbols
Timer
Dwell

Dwell timer

t
t
INPUT
OUTPUT
INPUT
OUTPUT

Straight

Straight (non latching):
Hold value until input reset signal

INPUT
OUTPUT


SG
P64x/EN SG/A42 Symbols and Glossary

(SG) 14-8

MiCOM P642, P643, P645

Logic gates

Symbol Truth Table Symbol Truth Table Symbol Truth Table
&
A
B
Y
&
A
B
Y
&
A
B
Y
IN
1 1 1
1 0 0
0 1 0
0 1 0
0 1 0
OUT IN
1 1 0
1 0 0
0 1 1
0 0 0
A B Y
OUT IN
1 1 0
1 0 1
0 1 1
0 0 1
A B Y
OUT
AND GATE
Symbol Truth Table Symbol Truth Table Symbol Truth Table
2
A
B
Y 2
A
B
Y 2
A
B
Y
IN
1 1 1
1 0 0
0 1 0
0 0 0
A B Y
OUT IN
1 1 0
1 0 0
0 1 1
0 0 0
A B Y
OUT IN
1 1 0
1 0 1
0 1 1
0 0 1
A B Y
OUT
MULTI INPUT GATE
Symbol Truth Table
NOT GATE
A Y
Inverter (NOT)
IN
1 0
0 1
A Y
OUT
Symbol Truth Table Symbol Truth Table Symbol Truth Table
IN
1 1 0
1 0 1
0 1 1
0 0 0
A B Y
OUT IN
1 1 1
1 0 0
0 1 0
0 0 1
A B Y
OUT IN
1 1 1
1 0 0
0 1 0
0 0 1
A B Y
OUT
EXCLUSIVE OR GATE
XOR
A
B
Y
XOR
A
B
Y
XOR
A
B
Y
Symbol Truth Table Symbol Truth Table Symbol Truth Table
1
A
B
Y 1
A
B
Y 1
A
B
Y
IN
1 1 1
1 0 1
0 1 1
0 0 0
A B Y
OUT IN
1 1 1
1 0 0
0 1 1
0 0 1
A B Y
OUT IN
1 1 0
1 0 0
0 1 0
0 0 1
A B Y
OUT
OR GATE
Y
A
B
Q
S
R
Symbol Truth Table Symbol Truth Table Symbol Truth Table
R - S FLIP-FLOP
QN
0
A B QN+
Active
Mode
0
Hold
Mode
Hold
Mode
0
Reset
1 0
0 1
Set 1 0
Hold
Mode
1
0 1
Inhibit
Mode
0 0 - -
Y
A
B
Q
S
R
Y
A
B
Q
S
RD
* RD = Reset
Dominant
QN A B QN+
Active
Mode
Hold
Mode
0
Reset
0 0
0 1
Hold
Mode
1 0
Inhibit
Mode
0 1 - -
Set 1 0
Hold
Mode
1 0
1
QN A B QN+
Active
Mode
Hold
Mode
0
0 0
1 0
Set 1 0
Hold
Mode
0 1
1
0 1 1

SG


Installation P64x/EN IN/A42-S

MiCOM P642, P643, P645


IN
INSTALLATION









Date: 30
th
October 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)
P64x/EN IN/A42-S Installation



MiCOM P642, P643, P645


IN


Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-1

IN
CONTENTS
(IN) 15-
1. RECEIPT OF RELAYS 4
2. HANDLING ELECTRONIC EQUIPMENT 4
3. STORAGE 5
4. UNPACKING 5
5. RELAY MOUNTING 6
5.1 Rack mounting 6
5.2 Panel mounting 7
6. RELAY WIRING 9
6.1 Medium and heavy duty terminal block connections 9
6.2 EIA(RS)485 port 10
6.3 Ethernet port for IEC 61850 (if applicable) 10
6.4 RTD connections (if applicable) 10
6.5 Current loop input output (CLIO) connections (if applicable) 11
6.6 IRIG-B connections (if applicable) 12
6.7 EIA(RS)232 port 12
6.8 Download/monitor port 12
6.9 Second EIA(RS)232/485 port 12
6.9.1 Connection to the second rear port 12
6.10 Protective conductor (earth) connection 13
7. P64X CASE DIMENSIONS 14
8. P64X EXTERNAL CONNECTION DIAGRAMS 16

FIGURES
Figure 1 Location of battery isolation strip 6
Figure 2 Rack mounting of relays 7
Figure 3 P642 case dimensions (40TE case) 14
Figure 4 P643 case dimensions (60TE case) 15
Figure 5 P645 case dimensions (80TE case) 15
P64x/EN IN/A42-S Installation
(IN) 15-2

MiCOM P642, P643, P645


IN
Figure 6 Comms. options MiCOM Px40 platform 16
Figure 7 Two bias input transformer differential (8 I/P & 8 O/P) with 1 pole VT input (40TE) 17
Figure 8 Two bias input transformer differential (8 I/P & 8 O/P + RTD) with 1 pole VT input (40TE) 18
Figure 9 Two bias input transformer differential (8 I/P & 8 O/P + CLIO) with 1 pole VT input (40TE) 19
Figure 10 Two bias input transformer differential (12 I/P & 12 O/P) with 1 pole VT input (40TE) 20
Figure 11 Two bias input transformer differential (8 I/P & 12 O/P) with 1 pole input (40TE) 21
Figure 12 Three bias input transformer differential (16 I/P & 16 O/P) with 4 pole VT inputs (60TE) 22
Figure 13 Three bias input transformer differential (16 I/P & 16 O/P) with 4 pole VT inputs (60TE) 23
Figure 14 Three bias input transformer differential (16 I/P & 16 O/P + RTD) with 4 pole VT inputs (60TE)
24
Figure 15 Three bias input transformer differential (16 I/P & 16 O/P + RTD) with 4 pole VT inputs (60TE)
25
Figure 16 Three bias input transformer differential (16 I/P & 16 O/P + CLIO) with 4 pole VT inputs (60TE)
26
Figure 17 Three bias input transformer differential (16 I/P & 16 O/P + CLIO) with 4 pole VT inputs (60TE)
27
Figure 18 Three bias input transformer differential (24 I/P & 16 O/P) with 4 pole VT inputs (60TE) 28
Figure 19 Three bias input transformer differential (24 I/P & 16 O/P) with 4 pole VT inputs (60TE) 29
Figure 20 Three bias input transformer differential (16 I/P & 24 O/P) with 4 pole VT inputs (60TE) 30
Figure 21 Three bias input transformer differential (16 I/P & 24 O/P) with 4 pole VT inputs (60TE) 31
Figure 22 Three bias input transformer differential (16 I/P & 20 O/P) with 4 pole VT input (60TE) 32
Figure 23 Three bias input transformer differential (16 I/P & 20 O/P) with 4 pole VT input (60TE) 33
Figure 24 Five bias input transformer differential (16 I/P & 16 O/P) with 4 pole VT inputs (60TE) 34
Figure 25 Five bias input transformer differential (16 I/P & 16 O/P) with 4 pole VT inputs (60TE) 35
Figure 26 Five bias input transformer differential (16 I/P & 16 O/P + RTD) with 4 pole VT inputs (60TE)
36
Figure 27 Five bias input transformer differential (16 I/P & 16 O/P + RTD) with 4 pole VT inputs (60TE)
37
Figure 28 Five bias input transformer differential (16 I/P & 16 O/P + CLIO) with 4 pole VT inputs (60TE)
38
Figure 29 Five bias input transformer differential (16 I/P & 16 O/P + CLIO) with 4 pole VT inputs (60TE)
39
Figure 30 Five bias input transformer differential (24 I/P & 16 O/P) with 4 pole VT inputs (60TE) 40
Figure 31 Five bias input transformer differential (24 I/P & 16 O/P) with 4 pole VT inputs (60TE) 41
Figure 32 Five bias input transformer differential (16 I/O & 24 O/P) with 4 pole VT inputs (60TE) 42
Figure 33 Five bias input transformer differential (16 I/P & 24 O/P) with 4 pole VT inputs (60TE) 43
Figure 34 Five bias input transformer differential (24 I/P & 24 O/P + CLIO & RTD ) with 4 pole VT inputs
(80TE) 44
Figure 35 Five bias input transformer differential (24 I/O & 24 O/P + CLIO & RTD ) with 4 pole VT inputs
(80TE) 45
Figure 36 Five bias input transformer differential (24 I/P & 20 O/P) with 4 pole VT input (60TE) 46
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-3

IN
Figure 37 Five bias input transformer differential (24 I/P & 20 O/P) with 4 pole VT input (60TE) 47
Figure 38 Five bias input transformer differential (24 I/P & 20 O/P + CLIO & RTD) with 4 pole VT input
(80TE) 48
Figure 39 Five bias input transformer differential (24 I/P & 20 O/P + CLIO & RTD) with 4 pole VT input
(80TE) 49
Figure 40 Five bias input transformer differential (16 I/P & 24 O/P + CLIO & RTD) with 4 pole VT input
(80TE) 50
Figure 41 Five bias input transformer differential (16 I/P & 24 O/P + CLIO & RTD) with 4 pole VT input
(80TE) 51
Figure 42 P642 assembly relay (40TE) 52
Figure 43 P643 and P645 assembly relay (60TE) 53
Figure 44 P643 and P645 assembly relay (60TE) 54
Figure 45 P643 and P645 assembly relay (60TE) 55
Figure 46 P645 assembly relay (80TE) 56
Figure 47 P645 assembly relay (80TE) 57
Figure 48 P645 assembly relay (80TE) 58
P64x/EN IN/A42-S Installation
(IN) 15-4

MiCOM P642, P643, P645


IN
1. RECEIPT OF RELAYS
Protective relays, although generally of robust construction, require careful treatment before
installation on site. On receipt, examine relays immediately to ensure there has been no
external damage in transit. If the relay has been damaged, make a claim to the transport
contractor and notify Schneider Electric promptly.
Relays that are supplied unmounted and not intended for immediate installation should be
returned to their protective polythene bags and delivery carton. Section 3 gives more
information about the storage of relays.

2. HANDLING ELECTRONIC EQUIPMENT
Before carrying out any work on the equipment, the user should be familiar with the
contents of the Safety Guide (SFTY/4L M/G11) or later issue, or the Safety and
Technical Data sections of this Technical Manual and also the ratings on the
equipments rating label.
A persons normal movements can easily generate electrostatic potentials of several
thousand volts. Discharge of these voltages into semiconductor devices when handling
electronic circuits can cause serious damage that, although not always immediately
apparent, reduces the reliability of the circuit.
The relays electronic circuits are protected from electrostatic discharge when housed in the
case. Do not expose them to risk by removing the front panel or printed circuit boards
unnecessarily.
Each printed circuit board incorporates the highest practicable protection for its
semiconductor devices. However, if it becomes necessary to remove a printed circuit board,
the following precautions should be taken to preserve the high reliability and long life for
which the relay has been designed and manufactured.
Before removing a printed circuit board, ensure that you are at the same electrostatic
potential as the equipment by touching the case.
Handle analog input modules by the front panel, frame or edges of the circuit boards.
Printed circuit boards should only be handled by their edges. Avoid touching the
electronic components, printed circuit tracks or connectors.
Do not pass the module to another person without first ensuring you are both at the same
electrostatic potential. Shaking hands achieves this.
Place the module on an anti-static surface, or on a conducting surface that is at the same
potential as yourself.
If it is necessary to store or transport printed circuit boards removed from the case, place
them individually in electrically conducting anti-static bags.
In the unlikely event that you make measurements on the internal electronic circuitry of a
relay in service, you must be earthed (grounded) to the case with a conductive wrist strap.
Wrist straps should have a resistance to ground of 500k to 10 M. If a wrist strap is not
available, keep frequent contact with the case to prevent a build-up of electrostatic potential.
Instrumentation which may be used for measurements should also be earthed (grounded) to
the case.
Detailed investigations on electronic circuitry or modification work should be carried out in a
special handling area. For more information on safe working procedures for all electronic
equipment, see BS EN 100015: Part 1:1992.
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-5

IN
3. STORAGE
If relays are not installed immediately on receipt, store them in a place free from dust and
moisture in their original cartons. Keep any de-humidifier bags included in the packing. The
de-humidifier crystals lose their efficiency if the bag is exposed to ambient conditions.
Restore the crystals by gently heating the bag for about an hour before replacing it in the
carton.
To prevent battery drain during transportation and storage, a battery isolation strip is fitted
during manufacture. Open the lower access cover and check the red tab of the battery
isolation strip protrudes from the positive battery terminal.
On subsequent unpacking, make sure that any dust on the carton does not fall inside. In
locations of high humidity the carton and packing may become impregnated with moisture
and the de-humidifier crystals will lose their efficiency.
Before installation, store relays between 25 to +70C (-13F to +158F).


4. UNPACKING
When unpacking and installing the relays, take care not to damage any of the parts and
make sure that additional components are not accidentally left in the packing or lost. Do not
discard any Users CDROM or technical documentation - this should accompany the relay to
its destination substation.
Note: With the lower access cover open, the red tab of the battery isolation
strip protrudes from the positive battery terminal. Do not remove this
strip because it prevents battery drain during transportation and
storage and will be removed as part of the commissioning tests. See
Figure 1.
Relays must only be handled by skilled persons.
The site should be well lit to aid inspection, clean, dry and reasonably free from dust and
excessive vibration. This particularly applies to installations that are being carried out at the
same time as construction work.
P64x/EN IN/A42-S Installation
(IN) 15-6

MiCOM P642, P643, P645


IN
5. RELAY MOUNTING
MiCOM relays are dispatched either individually or as part of a panel or rack assembly.
Individual relays are normally supplied with an outline diagram showing the dimensions for
panel cut-outs and hole centers. This information can also be found in the product
publication.
Secondary front covers to prevent unauthorized changing of settings and alarm status can be
supplied as an optional item. They are available in sizes 40TE (GN0037 001) and
60TE/80TE (GN0038 001) for P64xxxxxxxxxxxA/B/C and sizes 40TE (GN0242 001) and
60TE/80TE (GN0243 001) for P64xxxxxxxxxxxJ/K.
The relay is designed so the fixing holes in the mounting flanges are only accessible when
the access covers are open.
If you include a P991 or MMLG test block with the relays, when viewed from the front,
position the test block on the right-hand side of the associated relays. This minimizes the
wiring between the relay and test block, and allows the correct test block to be easily
identified during commissioning and maintenance tests.

Figure 1 Location of battery isolation strip
If you need to test the relay for correct operation during installation, remove the battery
isolation strip. If commissioning of the scheme is not imminent, refit the strip to prevent
unnecessary battery drain during transportation and installation. The red tab of the isolation
strip protrudes from the positive battery terminal when the lower access cover is open. To
remove the isolation strip, hold the battery in place and pull the red tab. To refit the battery
isolation strip, insert it between the battery and the battery compartment positive terminal,
with the red tab protruding. See Figure 1.
5.1 Rack mounting
MiCOM relays can be rack mounted using single-tier rack frames (our part number FX0021
101), as shown in Figure 2. These frames are designed to dimensions in accordance with
IEC60297 and are supplied pre-assembled ready to use. On a standard 483 mm rack this
enables combinations of case widths up to a total equivalent of size 80TE to be mounted side
by side.
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-7

IN
The two horizontal rails of the rack frame have holes drilled at approximately 26 mm
intervals. Attach the relays by their mounting flanges using M4 Taptite self-tapping screws
with captive 3 mm thick washers (also known as a SEMS unit). These fastenings are
available in packs of five (our part number ZA0005 104).
Warning: Risk of damage to the front cover molding. Do not use conventional
self-tapping screws, including those supplied for mounting MiDOS
relays because they have slightly larger heads.
Once the tier is complete, the frames are fastened into the racks using mounting angles at
each end of the tier.

Figure 2 Rack mounting of relays
Relays can be mechanically grouped into single tier (4U) or multi-tier arrangements using the
rack frame. This enables schemes using products from the MiCOM and MiDOS product
ranges to be pre-wired together before mounting.
Use blanking plates if there are empty spaces. The spaces may be for future installation of
relays or because the total size is less than 80TE on any tier. Blanking plates can also be
used to mount ancillary components. Table 1 shows the sizes that can be ordered.
Note: Blanking plates are only available in black.
For further details on mounting MiDOS relays, see publication R7012, MiDOS Parts
Catalogue and Assembly Instructions.
Case size summation Blanking plate part number
5TE GJ2028 101
10TE GJ2028 102
15TE GJ2028 103
20TE GJ2028 104
25TE GJ2028 105
30TE GJ2028 106
35TE GJ2028 107
40TE GJ2028 108
Table 1: Blanking plates
5.2 Panel mounting
P64x/EN IN/A42-S Installation
(IN) 15-8

MiCOM P642, P643, P645


IN
The relays can be flush mounted into panels using M4 SEMS Taptite self-tapping screws with
captive 3 mm thick washers (also known as a SEMS unit). These fastenings are available in
packs of five (our part number ZA0005 104).
Warning: Risk of damage to the front cover molding. Do not use conventional
self-tapping screws, including those supplied for mounting MiDOS
relays because they have slightly larger heads.
Alternatively tapped holes can be used if the panel has a minimum thickness of 2.5 mm.
For applications where relays need to be semi-projection or projection mounted, a range of
collars are available. Further details can be obtained from the Contracts Department of
Schneider Electric.
If several relays are mounted in a single cut-out in the panel, mechanically group them
horizontally or vertically into rigid assemblies before mounting in the panel.
Note: Fastening MiCOM relays with pop rivets is not advised because it does
not allow easy removal if repair is necessary.
If a relay assembly is mounted on a panel complying with BS EN60529 IP52, fit a metallic
sealing strip between adjoining relays (Part no GN2044 001) and fit a sealing ring from
Table 3 around the complete assembly.
Width Single tier Double tier
10TE GJ9018 002 GJ9018 018
15TE GJ9018 003 GJ9018 019
20TE GJ9018 004 GJ9018 020
25TE GJ9018 005 GJ9018 021
30TE GJ9018 006 GJ9018 022
35TE GJ9018 007 GJ9018 023
40TE GJ9018 008 GJ9018 024
45TE GJ9018 009 GJ9018 025
50TE GJ9018 010 GJ9018 026
55TE GJ9018 011 GJ9018 027
60TE GJ9018 012 GJ9018 028
65TE GJ9018 013 GJ9018 029
70TE GJ9018 014 GJ9018 030
75TE GJ9018 015 GJ9018 031
80TE GJ9018 016 GJ9018 032
Table 2: IP52 sealing rings
For further details on mounting MiDOS relays, see publication R7012, MiDOS Parts
Catalogue and Assembly Instructions.
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-9

IN
6. RELAY WIRING
This section serves as a guide to selecting the appropriate cable and connector type for each
terminal on the MiCOM relay.
Before carrying out any work on the equipment the user should be familiar with the
contents of the Safety Section or Safety Guide SFTY/4LM/G11 or later issue and the
ratings on the equipments rating label.
6.1 Medium and heavy duty terminal block connections
Loose relays are supplied with sufficient M4 screws for making connections to the
rear-mounted terminal blocks using ring terminals, with a recommended maximum of two ring
terminals per relay terminal.
If required, Schneider Electric can supply M4 90crimp ring terminals in three different sizes
depending on wire size (see Table 4). Each type is available in bags of 100.
Part number Wire size Insulation color
ZB9124 901 0.25 1.65 mm2 (22 16 AWG) Red
ZB9124 900 1.04 2.63 mm2 (16 14 AWG) Blue
ZB9124 904 2.53 6.64 mm2 (12 10 AWG) Not insulated*
Table 3: M4 90crimp ring terminals
* To maintain the terminal block insulation requirements for safety, fit an insulating sleeve
over the ring terminal after crimping.
The following minimum wire sizes are recommended:
Current Transformers 2.5 mm
2

Auxiliary Supply, Vx 1.5 mm2
EIA(RS)485 Port See separate section
Other Circuits 1.0 mm
2

Due to the limitations of the ring terminal, the maximum wire size that can be used for any of
the medium or heavy duty terminals is 6.0 mm
2
using ring terminals that are not
pre-insulated. If using only pre-insulated ring terminals, the maximum wire size that can be
used is reduced to 2.63 mm
2
per ring terminal. If you need a larger wire size, use two wires
in parallel, each terminated in a separate ring terminal at the relay.
The wire used for all connections to the medium and heavy duty terminal blocks, except the
first rear EIA(RS)485 port and second rear EIA(RS)232/485 port, should have a minimum
voltage rating of 300 Vrms.
It is recommended that the auxiliary supply wiring is protected by a 16 A high rupture
capacity (HRC) fuse of type NIT or TIA. For safety reasons, current transformer circuits must
never be fused. Other circuits should be appropriately fused to protect the wire used.
Each opto input has selectable filtering. This allows use of a preset filter of cycle which
renders the input immune to induced noise on the wiring: although this method is secure it
can be slow, particularly for intertripping. This can be improved by switching off the cycle
filter in which case one of the following methods to reduce ac noise should be considered.
The first method is to use double pole switching on the input, the second is to use screened
twisted cable on the input circuit. The recognition time of the opto inputs without the filtering
is <2 ms and with the filtering is <12 ms.
P64x/EN IN/A42-S Installation
(IN) 15-10

MiCOM P642, P643, P645


IN
6.2 EIA(RS)485 port
Connections to the first rear EIA(RS)485 port use ring terminals. 2-core screened cable is
recommended with a maximum total length of 1000 m or 200 nF total cable capacitance.
A typical cable specification would be:
Each core: 16/0.2 mm copper conductors PVC insulated
Nominal conductor area: 0.5 mm
2
per core
Screen: Overall braid, PVC sheathed
6.3 Ethernet port for IEC 61850 (if applicable)
Fiber Optic Port
The relays can have a 100 Mbps Ethernet port. FO connection is recommended for use in
permanent connections in a substation environment. The 100 Mbit port uses a type ST
connector, compatible with fiber multimode 50/125 m or 62.5/125 m to 13000 nm.
RJ-45 Metallic Port
The relays can be connected to either a 10Base-T or a 100Base-TX Ethernet hub; the port
automatically senses which type of hub is connected. Due to the possibility of noise and
interference, this connection type is recommended for short-term connections over short
distances, ideally where the relays and hubs are in the same cubicle.
The connector for the Ethernet port is a shielded RJ-45. The table shows the signals and
pins on the connector.
Pin Signal name Signal definition
1 TXP Transmit (positive)
2 TXN Transmit (negative)
3 RXP Receive (positive)
4 - Not used
5 - Not used
6 RXN Receive (negative)
7 - Not used
8 - Not used
Table 4: Signals on the Ethernet connector
6.4 RTD connections (if applicable)
Where RTD inputs are available on a MiCOM relay, the connections are made using screw
clamp connectors on the rear of the relay that can accept wire sizes between 0.1 mm
2
and
1.5 mm
2
. The connections between the relay and the RTDs must be made using a screened
3-core cable with a total resistance less than 10 . The cable should have a minimum
voltage rating of 300 Vrms.
A 3-core cable should be used even for 2-wire RTD applications, as it allows for the cables
resistance to be removed from the overall resistance measurement. In such cases the 3
rd

wire is connected to the 2
nd
wire at the point the cable is joined to the RTD.
The screen of each cable must only be earthed (grounded) at one end, preferably at the relay
end and must be continuous. Multiple earthing (grounding) of the screen can cause
circulating current to flow along the screen, which induces noise and is unsafe.
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-11

IN
It is recommended to minimize noise pick-up in the RTD cables by keeping them close to
earthed (grounded) metal casings and avoiding areas of high electromagnetic and radio
interference. The RTD cables should not be run adjacent to or in the same conduit as other
high voltage or current cables.
A typical cable specification would be:
Each core: 7/0.2 mm copper conductors heat resistant PVC insulated
Nominal conductor area: 0.22 mm
2
per core
Screen: Nickel-plated copper wire braid heat resistant PVC sheathed
The following extract may be useful in defining cable recommendations for the RTDs:
Noise pick up by cables can be categorized into three types:
Resistive
Capacitive
Inductive
Resistive coupling requires an electrical connection to the noise source. Assuming the wire
and cable insulation are in good condition and the junctions are clean, this can be dismissed.
Capacitive coupling requires sufficient capacitance for the impedance path to the noise
source to be small enough to allow for significant coupling. This is a function of the dielectric
strength between the signal cable on the noise source and the power of the noise source.
Inductive coupling occurs when the signal cable is adjacent to a wire carrying the noise or it
is exposed to a radiated EMF.
Standard screened cable is normally used to protect against capacitively-coupled noise.
However, for it to be effective the screen must only be bonded to the system ground at one
point, otherwise a current could flow and the noise would be coupled into the signal wires of
the cable. There are different types of screening available, but basically there are two types:
aluminium foil wrap and tin-copper braid.
Foil screens are good for low to medium frequencies and braid is good for high frequencies.
High-fidelity screen cables provide both types.
Protection against magnetic inductive coupling requires very careful cable routing and
magnetic shielding. The latter can be achieved with steel-armored cable and steel cable
trays. The cable armor must be grounded at both ends so the EMF of the induced current
cancels the field of the noise source and shields the cables conductors from it. However, the
system ground must be designed to not bridge two isolated ground systems since this could
be hazardous and defeat the objectives of the original ground design. The cable should be
laid in the cable trays as close as possible to the metal of the tray and under no circumstance
should any power cable be in or near to the tray. Power cables should only cross the signal
cables at 90 degrees and never be adjacent to them.
Both the capacitive and inductive screens must be contiguous from the RTD probes to the
relay terminals.
The best types of cable are those provided by the RTD manufacturers. These are usually
three conductors, known as a triad, which are screened with foil. Such triad cables are
available in armored forms as well as multi-triad armored forms.
6.5 Current loop input output (CLIO) connections (if applicable)
Screw clamp connectors are used on MiCOM relays that have current loop inputs and
outputs. The connectors are on the rear of the relay and can accept wire sizes from 0.1 mm
2

to 1.5 mm
2
. Screened cable is recommended for connections between the relay and the
current loop inputs and outputs. The wire should have a minimum voltage rating of
300 Vrms.
P64x/EN IN/A42-S Installation
(IN) 15-12

MiCOM P642, P643, P645


IN
6.6 IRIG-B connections (if applicable)
The IRIG-B input has a BNC connection. The cable and connector shave a recommended
characteristic impedance of 50 . Connections between the IRIG-B equipment and the relay
are recommended to be made using coaxial cable 50 characteristic impedance with a
halogen free, fire retardant sheath, type RG59LSF.
6.7 EIA(RS)232 port
Short-term connections to the EIA(RS)232 port, behind the bottom access cover, can be
made using a screened multi-core communication cable up to 15 m long, or a total
capacitance of 2500 pF. The cable should be terminated at the relay end with a 9-way
metal-shelled D-type male plug. See Section 1.9 of Chapter P64x/EN GS in this manual for
the pin allocations.
6.8 Download/monitor port
Short term connections to the download/monitor port, behind the bottom access cover, can
be made using a screened 25-core communication cable up to 4 m long. The cable should
be terminated at the relay end with a 25-way, metal shelled, D-type male plug. See Section
1.9 of Chapter P64x/EN GS and Section 3.5 of Chapter P64x/EN CM in this manual for the
pin allocations.
6.9 Second EIA(RS)232/485 port
Relays with Courier, MODBUS, IEC60870-5-103 or DNP3 protocol on the first rear
communications port have the option of a second rear port, running Courier language. The
second rear communications port can be used over one of three physical links: twisted pair
K-Bus (non-polarity sensitive), twisted pair EIA(RS)485 (connection polarity sensitive) or
EIA(RS)232
1
.
6.9.1 Connection to the second rear port
The second rear Courier port uses a 9-way female D-type connector (SK4) in the middle of
the card end plate, between IRIG-B connector and lower D-type. The connection complies
with EIA(RS)574.
Pin Connection
1 No Connection
2 RxD
3 TxD
4 DTR#
5 Ground
6 No Connection
7 RTS#
8 CTS#
9 No Connection
Table 5: IEC60870-5-2 over EIA(RS)232/574 pin allocations
Connections to the second rear port configured for EIA(RS)232 operation can be made using
a screened multi-core communication cable up to 15 m long, or a total capacitance of
2500 pF. The cable should be terminated at the relay end with a 9-way, metal shelled D-type
male plug. Table 5 shows the pin allocations.

1
This port complies with EIA(RS)574, the 9-pin version of EIA(RS)232, see www.tiaonline.org.
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-13

IN
For K-bus or IEC60870-5-2 over EIA(RS)485
Pin* Connection
4 EIA(RS)485 - 1 (+ ve)
7 EIA(RS)485 - 2 (- ve)
* - All other pins disconnected.
#
- These pins are control lines for use with a modem.
Table 6: K-bus or IEC60870-5-2 over EIA(RS)485 pin allocations
NOTES:
1. Connector pins 4 and 7 are used by both the EIA(RS)232/574 and EIA(RS)485
physical layers, but for different purposes. Therefore, the cables should be removed
during configuration switches.
2. For the EIA(RS)485 protocol an EIA(RS)485 to EIA(RS)232/574 converter is needed to
connect a modem or PC running MiCOM S1, to the relay. A Schneider Electric CK222
is recommended.
3. EIA(RS)485 is polarity-sensitive, with pin 4 positive (+) and pin 7 negative (-).
4. The K-Bus protocol can be connected to a PC using a KITZ101 or 102.
5. 2-core screened cable is recommended. To avoid exceeding the second
communications port flash clearances, the length of cable between the port and the
communications equipment should be less than 300 m. This length can be increased
to 1000 m or 200 nF total cable capacitance if the communications cable is not close to
high current-carrying conductors. Earth (ground) the cable screen at one end only.
A typical cable specification would be:
Each core: 16/0.2mm copper conductors PVC insulated
Nominal conductor area: 0.5mm2 per core
Screen: Overall braid, PVC sheathed
6.10 Protective conductor (earth) connection
Every relay must be connected to the local earth (ground) bar using the M4 earth (ground)
studs in the bottom left hand corner of the relay case. The minimum recommended wire size
is 2.5 mm
2
and should have a ring terminal at the relay end. Due to the limitations of the ring
terminal, the maximum wire size that can be used for any of the medium or heavy duty
terminals is 6.0 mm
2
per wire. If a greater cross-sectional area is required, two parallel
connected wires, each terminated in a separate ring terminal at the relay, or a metal earth
(ground) bar could be used.
Note: To prevent any possibility of electrolytic action between brass or
copper earth (ground) conductors and the rear panel of the relay,
precautions should be taken to isolate them from one another. This
could be achieved in several ways, including placing a nickel-plated or
insulating washer between the conductor and the relay case, or using
tinned ring terminals.
P64x/EN IN/A42-S Installation
(IN) 15-14

MiCOM P642, P643, P645


IN
7. P64x CASE DIMENSIONS

Figure 3 P642 case dimensions (40TE case)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-15

IN

Figure 4 P643 case dimensions (60TE case)

Figure 5 P645 case dimensions (80TE case)
P64x/EN IN/A42-S Installation
(IN) 15-16

MiCOM P642, P643, P645


IN
8. P64x EXTERNAL CONNECTION DIAGRAMS
P1727ENb

Figure 6 Comms. options MiCOM Px40 platform
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-17

IN
Figure 7 Two bias input transformer differential (8 I/P & 8 O/P) with 1 pole VT input (40TE)
P64x/EN IN/A42-S Installation
(IN) 15-18

MiCOM P642, P643, P645


IN

Figure 8 Two bias input transformer differential (8 I/P & 8 O/P + RTD) with 1 pole
VT input (40TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-19

IN
Figure 9 Two bias input transformer differential (8 I/P & 8 O/P + CLIO) with 1 pole
VT input (40TE)
P64x/EN IN/A42-S Installation
(IN) 15-20

MiCOM P642, P643, P645


IN

Figure 10 Two bias input transformer differential (12 I/P & 12 O/P) with 1 pole VT
input (40TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-21

IN
Figure 11 Two bias input transformer differential (8 I/P & 12 O/P) with 1 pole
input (40TE)
P64x/EN IN/A42-S Installation
(IN) 15-22

MiCOM P642, P643, P645


IN

Figure 12 Three bias input transformer differential (16 I/P & 16 O/P) with 4 pole VT
inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-23

IN
Figure 13 Three bias input transformer differential (16 I/P & 16 O/P) with 4 pole
VT inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-24

MiCOM P642, P643, P645


IN

Figure 14 Three bias input transformer differential (16 I/P & 16 O/P + RTD) with
4 pole VT inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-25

IN
Figure 15 Three bias input transformer differential (16 I/P & 16 O/P + RTD) with
4 pole VT inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-26

MiCOM P642, P643, P645


IN

Figure 16 Three bias input transformer differential (16 I/P & 16 O/P + CLIO) with
4 pole VT inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-27

IN
Figure 17 Three bias input transformer differential (16 I/P & 16 O/P + CLIO) with
4 pole VT inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-28

MiCOM P642, P643, P645


IN

Figure 18 Three bias input transformer differential (24 I/P & 16 O/P) with 4 pole VT
inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-29

IN
Figure 19 Three bias input transformer differential (24 I/P & 16 O/P) with 4 pole VT
inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-30

MiCOM P642, P643, P645


IN

Figure 20 Three bias input transformer differential (16 I/P & 24 O/P) with 4 pole VT
inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-31

IN
Figure 21 Three bias input transformer differential (16 I/P & 24 O/P) with 4 pole VT
inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-32

MiCOM P642, P643, P645


IN

Figure 22 Three bias input transformer differential (16 I/P & 20 O/P) with 4 pole
VT input (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-33

IN
Figure 23 Three bias input transformer differential (16 I/P & 20 O/P) with 4 pole
VT input (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-34

MiCOM P642, P643, P645


IN

Figure 24 Five bias input transformer differential (16 I/P & 16 O/P) with 4 pole VT
inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-35

IN
Figure 25 Five bias input transformer differential (16 I/P & 16 O/P) with 4 pole
VT inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-36

MiCOM P642, P643, P645


IN

Figure 26 Five bias input transformer differential (16 I/P & 16 O/P + RTD) with 4 pole
VT inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-37

IN
Figure 27 Five bias input transformer differential (16 I/P & 16 O/P + RTD) with 4
pole VT inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-38

MiCOM P642, P643, P645


IN

Figure 28 Five bias input transformer differential (16 I/P & 16 O/P + CLIO) with
4 pole VT inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-39

IN
Figure 29 Five bias input transformer differential (16 I/P & 16 O/P + CLIO) with
4 pole VT inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-40

MiCOM P642, P643, P645


IN

Figure 30 Five bias input transformer differential (24 I/P & 16 O/P) with 4 pole VT
inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-41

IN
Figure 31 Five bias input transformer differential (24 I/P & 16 O/P) with 4 pole VT
inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-42

MiCOM P642, P643, P645


IN

Figure 32 Five bias input transformer differential (16 I/O & 24 O/P) with 4 pole VT
inputs (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-43

IN
Figure 33 Five bias input transformer differential (16 I/P & 24 O/P) with 4 pole VT
inputs (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-44

MiCOM P642, P643, P645


IN

Figure 34 Five bias input transformer differential (24 I/P & 24 O/P + CLIO & RTD )
with 4 pole VT inputs (80TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-45

IN
Figure 35 Five bias input transformer differential (24 I/O & 24 O/P + CLIO & RTD )
with 4 pole VT inputs (80TE)
P64x/EN IN/A42-S Installation
(IN) 15-46

MiCOM P642, P643, P645


IN

Figure 36 Five bias input transformer differential (24 I/P & 20 O/P) with 4 pole
VT input (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-47

IN
Figure 37 Five bias input transformer differential (24 I/P & 20 O/P) with 4 pole
VT input (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-48

MiCOM P642, P643, P645


IN

Figure 38 Five bias input transformer differential (24 I/P & 20 O/P + CLIO & RTD)
with 4 pole VT input (80TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-49

IN
Figure 39 Five bias input transformer differential (24 I/P & 20 O/P + CLIO & RTD)
with 4 pole VT input (80TE)
P64x/EN IN/A42-S Installation
(IN) 15-50

MiCOM P642, P643, P645


IN

Figure 40 Five bias input transformer differential (16 I/P & 24 O/P + CLIO & RTD)
with 4 pole VT input (80TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-51

IN
Figure 41 Five bias input transformer differential (16 I/P & 24 O/P + CLIO & RTD)
with 4 pole VT input (80TE)
P64x/EN IN/A42-S Installation
(IN) 15-52

MiCOM P642, P643, P645


IN

Figure 42 P642 assembly relay (40TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-53

IN
Figure 43 P643 and P645 assembly relay (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-54

MiCOM P642, P643, P645


IN

Figure 44 P643 and P645 assembly relay (60TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-55

IN
Figure 45 P643 and P645 assembly relay (60TE)
P64x/EN IN/A42-S Installation
(IN) 15-56

MiCOM P642, P643, P645


IN

Figure 46 P645 assembly relay (80TE)
Installation P64x/EN IN/A42-S
MiCOM P642, P643, P645

(IN) 15-57

IN
Figure 47 P645 assembly relay (80TE)
P64x/EN IN/A42-S Installation
(IN) 15-58

MiCOM P642, P643, P645


IN

Figure 48 P645 assembly relay (80TE)
Firmware and Service Manual P64x/EN VH/A42
Version History
MiCOM P642, P643, P645


VH
FIRMWARE AND SERVICE
MANUAL
VERSION HISTORY






Date: 30
th
November 2009
Hardware suffix: J (P642) K (P643/5)
Software version: 02C
Connection diagrams: 10P642xx (xx = 01 to 05)
10P643xx (xx = 01 to 06)
10P645xx (xx = 01 to 09)
P64x/EN VH/A42 Firmware and Service Manual
Version History


MiCOM P642, P643, P645

VH



Firmware and Service Manual P64x/EN VH/A42
Version History
MiCOM P642, P643, P645 (VH) 15-1



VH


R
e
l
a
y

t
y
p
e
:

P
6
4
2
/
3
/
5

S
o
f
t
w
a
r
e

v
e
r
s
i
o
n

M
a
j
o
r

M
i
n
o
r

H
a
r
d
w
a
r
e

s
u
f
f
i
x

O
r
i
g
i
n
a
l

d
a
t
e

o
f

i
s
s
u
e

D
e
s
c
r
i
p
t
i
o
n

o
f

c
h
a
n
g
e
s

S
1

c
o
m
p
a
t
i
b
i
l
i
t
y

T
e
c
h
n
i
c
a
l

d
o
c
u
m
e
n
t
a
t
i
o
n

B

K

O
c
t
.

2
0
0
8


O
r
i
g
i
n
a
l

I
s
s
u
e

f
o
r

P
6
4
3
.

M
i
C
O
M

S
1

V
2
.
1
4



M
i
C
O
M

S
t
u
d
i
o

V
3
.
0



P
6
4
x
/
E
N

M
/
A
1
1

0
1

D

J
/
K

F
e
b
.

2
0
0
9


O
r
i
g
i
n
a
l

I
s
s
u
e

f
o
r

P
6
4
2
/
5
.


T
h
e

R
E
F

a
l
g
o
r
i
t
h
m

w
a
s

e
n
h
a
n
c
e
d
,

s
o

t
h
a
t

i
t

c
a
n

b
e

a
p
p
l
i
e
d

i
n

1
.
5

b
r
e
a
k
e
r
s

a
r
r
a
n
g
e
m
e
n
t
s
.


T
h
e

s
c
a
l
i
n
g

f
a
c
t
o
r

u
s
e
d

b
y

t
h
e

R
E
F

e
l
e
m
e
n
t

i
s

t
h
e

r
i
g
h
t

o
n
e


I
n

t
h
e

P
6
4
3
,

t
h
e

i
t
e
m

T
V


i
s

i
n
v
i
s
i
b
l
e

f
r
o
m

t
h
e

o
p
t
i
o
n
s

o
f

t
h
e

c
e
l
l

M
o
n
i
t

d

w
i
n
d
i
n
g


w
h
e
n

W
i
n
d
i
n
g

C
o
n
f
i
g


i
s

s
e
t

t
o

H
V
+
L
V


T
h
e

R
E
F

f
a
u
l
t

r
e
c
o
r
d

i
s

i
n
d
e
p
e
n
d
e
n
t

f
r
o
m

t
h
e

D
i
f
f

f
a
u
l
t

r
e
c
o
r
d
.


I
f

t
h
e

D
i
f
f

i
s

d
i
s
a
b
l
e
d
,

b
u
t

t
h
e

R
E
F

i
s

e
n
a
b
l
e
d
;

t
h
e

R
E
F

f
a
u
l
t

r
e
c
o
r
d

i
s

a
v
a
i
l
a
b
l
e
.


I
s
-
C
T
S

s
e
t
t
i
n
g

i
s

i
n
v
i
s
i
b
l
e

w
h
e
n

C
T
S

i
s

d
i
s
a
b
l
e
d

o
r

i
n

i
n
d
i
c
a
t
i
o
n

m
o
d
e
.


T
h
e

s
e
t
t
i
n
g
s

I
>
I
n
h
i
b
i
t

a
n
d

I
2
>
I
n
h
i
b
i
t

i
n

t
h
e

V
T
S

f
u
n
c
t
i
o
n

a
r
e

i
n

p
u
.


T
h
e

e
x
t
r
a
c
t
i
o
n

o
f

t
h
e

P
S
L

f
r
o
m

t
h
e

P
6
4
3

r
e
s
u
l
t
s

i
n

a

n
e
a
t

d
i
a
g
r
a
m
.

M
i
C
O
M

S
1

V
2
.
1
4



M
i
C
O
M

S
t
u
d
i
o

V
3
.
0

P
6
4
x
/
E
N

A
D
/
A
2
1


P64x/E

(VH) 15-


VH
N VH/A42 Firmware and Service Manual
Version History
2 MiCOM P642, P643, P645
R
e
l
a
y

t
y
p
e
:

P
6
4
2
/
3
/
5

S
o
f
t
w
a
r
e

v
e
r
s
i
o
n

M
a
j
o
r

M
i
n
o
r

H
a
r
d
w
a
r
e

s
u
f
f
i
x

O
r
i
g
i
n
a
l

d
a
t
e

o
f

i
s
s
u
e

S
1

c
o
m
p
a
t
i
b
i
l
i
t
y

T
e
c
h
n
i
c
a
l

d
o
c
u
m
e
n
t
a
t
i
o
n

D
e
s
c
r
i
p
t
i
o
n

o
f

c
h
a
n
g
e
s

0
2

B

J
/
K

A
p
r
i
l

2
0
0
9


T
h
e

d
i
f
f
e
r
e
n
t
i
a
l

a
n
d

b
i
a
s

c
u
r
r
e
n
t
s

o
f

t
h
e

l
o
w

i
m
p
e
d
a
n
c
e

R
E
F

a
n
d

d
i
f
f
e
r
e
n
t
i
a
l

f
u
n
c
t
i
o
n
s

a
r
e

i
n
c
l
u
d
e
d

i
n

t
h
e

d
i
s
t
u
r
b
a
n
c
e

r
e
c
o
r
d
e
r
.


T
h
e

f
r
e
q
u
e
n
c
y

m
e
a
s
u
r
e
m
e
n
t

i
s

i
n
c
l
u
d
e
d

i
n

t
h
e

d
i
s
t
u
r
b
a
n
c
e

r
e
c
o
r
d
e
r
.


D
N
P
3
.
0

o
v
e
r

E
t
h
e
r
n
e
t


O
n
l
y

s
o
f
t
w
a
r
e

s
u
p
p
o
r
t

f
o
r

D
u
a
l

r
e
d
u
n
d
a
n
t

E
t
h
e
r
n
e
t


I
E
C
-
6
1
8
5
0

P
h
a
s
e
s

2
.
0

a
n
d

2
.
1

a
r
e

i
n
c
l
u
d
e
d


H
i
g
h
-
b
r
e
a
k

c
o
n
t
a
c
t
s

a
r
e

i
n
c
l
u
d
e
d

d
e
p
e
n
d
i
n
g

o
n

t
h
e

c
o
r
t
e
c

o
p
t
i
o
n


A
n

o
p
t
i
o
n

t
o

d
i
s
a
b
l
e

t
h
e

V
T
S

l
o
g
i
c

i
s

i
n
c
l
u
d
e
d


E
n
h
a
n
c
e
m
e
n
t

o
f

t
h
e

V
T
S

l
o
g
i
c

M
i
C
O
M

S
1

V
2
.
1
4



M
i
C
O
M

S
t
u
d
i
o

V
3
.
0

P
6
4
x
/
E
N

M
/
A
3
2


Firmware and Service Manual P64x/EN VH/A42
Version History
MiCOM P642, P643, P645 (VH) 15-3



VH

R
e
l
a
y

t
y
p
e
:

P
6
4
2
/
3
/
5

S
o
f
t
w
a
r
e

v
e
r
s
i
o
n

M
a
j
o
r

M
i
n
o
r

H
a
r
d
w
a
r
e

s
u
f
f
i
x

O
r
i
g
i
n
a
l

d
a
t
e

o
f

i
s
s
u
e

S
1

c
o
m
p
a
t
i
b
i
l
i
t
y

T
e
c
h
n
i
c
a
l

d
o
c
u
m
e
n
t
a
t
i
o
n

D
e
s
c
r
i
p
t
i
o
n

o
f

c
h
a
n
g
e
s

0
2

C

J
/
K

O
c
t
o
b
e
r

2
0
0
9


T
h
r
o
u
g
h

f
a
u
l
t

m
o
n
i
t
o
r
i
n
g

f
u
n
c
t
i
o
n

h
a
s

b
e
e
n

a
m
e
n
d
e
d
.


T
h
e

I
2
t

c
a
l
c
u
l
a
t
i
o
n

o
n
l
y

s
t
a
r
t
s

w
h
e
n

t
h
e

c
u
r
r
e
n
t

i
s

a
b
o
v
e

T
F

I
>

T
r
i
g
g
e
r

l
e
v
e
l

a
n
d

n
o

d
i
f
f
e
r
e
n
t
i
a
l

e
l
e
m
e
n
t

(
8
7

o
r

6
4
)

h
a
s

s
t
a
r
t
e
d
.


D
a
t
e

a
n
d

t
i
m
e

s
e
t
t
i
n
g
s

h
a
v
e

b
e
e
n

a
m
e
n
d
e
d
.


T
h
e

s
e
t
t
i
n
g
s

a
s
s
o
c
i
a
t
e
d

t
o

U
T
C

o
r

S
N
T
P

h
a
v
e

b
e
e
n

i
n
c
l
u
d
e
d
.


I
n

t
h
e

d
e
f
a
u
l
t

s
e
t
t
i
n
g
s

t
h
e

c
i
r
c
u
i
t
r
y

f
a
u
l
t

a
l
a
r
m

h
a
s

b
e
e
n

d
i
s
a
b
l
e
d

s
i
n
c
e

i
t

i
s

o
n
l
y

i
n
t
e
n
d
e
d

f
o
r

b
u
s
b
a
r

p
r
o
t
e
c
t
i
o
n
.


T
h
e

c
r
o
s
s

b
l
o
c
k
i
n
g

f
u
n
c
t
i
o
n

h
a
s

b
e
e
n

e
n
a
b
l
e
d
.

A

1
0
0

m
s

d
w
e
l
l

t
i
m
e
r

h
a
s

b
e
e
n

a
d
d
e
d

t
o

t
h
e

f
a
u
l
t

r
e
c
o
r
d

t
r
i
g
g
e
r

i
n
p
u
t

i
n

t
h
e

P
S
L

t
o

a
v
o
i
d

t
r
i
g
g
e
r
i
n
g

t
h
e

t
r
i
p

l
e
d

w
i
t
h
o
u
t

g
e
n
e
r
a
t
i
n
g

a

f
a
u
l
t

r
e
c
o
r
d

w
h
e
n

t
e
s
t
i
n
g

t
h
e

r
e
l
a
y
.


T
h
e

d
e
p
e
n
d
e
n
c
y

b
e
t
w
e
e
n

t
h
e

s
e
t
t
i
n
g
s

i
n

s
i
m
p
l
e

a
n
d

a
d
v
a
n
c
e
d

m
o
d
e

h
a
s

b
e
e
n

i
m
p
r
o
v
e
d
.

T
h
e

r
e
l
a
y

r
e
c
a
l
l
s

t
h
e

s
e
t
t
i
n
g
s

(
r
e
a
c
t
a
n
c
e
,

I
s
-
H
S
1
,

Z
e
r
o

s
e
q
.

F
i
l
t

H
V
,

Z
e
r
o

s
e
q
.

F
i
l
t

L
V
,

Z
e
r
o

s
e
q
.

F
i
l
t

T
V
,

H
V

G
r
o
u
n
d
i
n
g
,

L
V

G
r
o
u
n
d
i
n
g
,

a
n
d

T
V

G
r
o
u
n
d
i
n
g
)


w
h
e
n

c
h
a
n
g
i
n
g

f
r
o
m

s
i
m
p
l
e

t
o

a
d
v
a
n
c
e
d

m
o
d
e

a
n
d

v
i
c
e
-
v
e
r
s
a
.


T
h
e

s
e
t
t
i
n
g

c
e
l
l

2
n
d

h
a
r
m

b
l
o
c
k
e
d

h
a
s

b
e
e
n

i
n
c
l
u
d
e
d
.


I
t

c
a
n

b
e

s
e
t

a
s

e
i
t
h
e
r

e
n
a
b
l
e
d

o
r

d
i
s
a
b
l
e
d
.


T
h
i
s

i
s

r
e
q
u
i
r
e
d

i
n

b
u
s
b
a
r

a
p
p
l
i
c
a
t
i
o
n
s

w
h
e
r
e

t
h
e

s
e
c
o
n
d

h
a
r
m
o
n
i
c

b
l
o
c
k
i
n
g

i
s

n
o
t

n
e
e
d
e
d
.


I
f

t
h
e

s
e
t
t
i
n
g

c
e
l
l

T
O
L

s
t
a
t
u
s

i
s

d
i
s
a
b
l
e
d
,


H
o
t

S
p
o
t

T

a
n
d

T
o
p

O
i
l

T

m
e
a
s
u
r
e
m
e
n
t
s

a
r
e

n
o
t

d
i
s
p
l
a
y
e
d
.


T
h
e

s
e
t
t
i
n
g

c
e
l
l
s

A
m
b
i
e
n
t

T

a
n
d

T
o
p

O
i
l

T

c
a
n

o
n
l
y

b
e

s
e
t

t
o

R
T
D

o
r

C
L
I
O

w
h
e
n

t
h
e

h
a
r
d
w
a
r
e

i
s

a
v
a
i
l
a
b
l
e
.


T
h
e

t
h
e
r
m
a
l

o
v
e
r
l
o
a
d

f
u
n
c
t
i
o
n

h
a
s

b
e
e
n

i
m
p
r
o
v
e
d
.


T
h
e

D
D
B

s
i
g
n
a
l

T
F
R

D
e
-
e
n
e
r
g
i
z
e
d

a
n
d

a

c
o
r
r
e
c
t
e
d

t
o
p

o
i
l

t
i
m
e

c
o
n
s
t
a
n
t

h
a
v
e

b
e
e
n

i
n
c
l
u
d
e
d
.


T
h
e

C
T

p
a
r
a

m
i
s
m
a
t
c
h

l
o
g
i
c

h
a
s

b
e
e
n

m
o
d
i
f
i
e
d
.

M
i
C
O
M

S
1

V
2
.
1
4



M
i
C
O
M

S
t
u
d
i
o

V
3
.
1
.
1

P
6
4
x
/
E
N

M
/
A
3
2


P64x/E

(VH) 15-


VH
N VH/A42 Firmware and Service Manual
Version History
4 MiCOM P642, P643, P645
R
e
l
a
y

t
y
p
e
:

P
6
4
2
/
3
/
5

S
o
f
t
w
a
r
e

v
e
r
s
i
o
n

M
a
j
o
r

M
i
n
o
r

H
a
r
d
w
a
r
e

s
u
f
f
i
x

O
r
i
g
i
n
a
l

d
a
t
e

o
f

i
s
s
u
e

S
1

c
o
m
p
a
t
i
b
i
l
i
t
y

T
e
c
h
n
i
c
a
l

d
o
c
u
m
e
n
t
a
t
i
o
n

D
e
s
c
r
i
p
t
i
o
n

o
f

c
h
a
n
g
e
s





I
f

t
h
e

a
m
p
l
i
t
u
d
e

m
a
t
c
h
i
n
g

f
a
c
t
o
r

o
f

t
h
e

T
V

w
i
n
d
i
n
g

i
s

o
u
t

o
f

r
a
n
g
e

a
n
d

l
e
s
s

t
h
a
n

0
.
0
5
,

t
h
e

T
V

w
i
n
d
i
n
g

C
T

i
n
p
u
t
s

a
r
e

n
o
t

c
o
n
s
i
d
e
r
e
d

i
n

t
h
e

d
i
f
f
e
r
e
n
t
i
a
l

c
a
l
c
u
l
a
t
i
o
n

(
u
n
d
e
r

t
h
i
s

c
o
n
d
i
t
i
o
n

t
h
e

C
T

p
a
r
a

m
i
s
m
a
t
c
h

a
l
a
r
m

i
s

n
o
t

a
s
s
e
r
t
e
d

a
n
d

t
h
e

d
i
f
f
e
r
e
n
t
i
a
l

i
s

n
o
t

a
u
t
o
m
a
t
i
c
a
l
l
y

b
l
o
c
k
e
d
)
.





Firmware and Service Manual P64x/EN VH/A42
Version History
MiCOM P642, P643, P645 (VH) 15-5



VH




R
e
l
a
y

S
o
f
t
w
a
r
e

V
e
r
s
i
o
n



0
1

0
2

























0
1



























0
2





































































































































































































































































































































































































































































































S e t t i n g F i l e S o f t w a r e V e r s i o n






























P64x/E

(VH) 15-


VH
N VH/A42 Firmware and Service Manual
Version History
6 MiCOM P642, P643, P645


R
e
l
a
y

S
o
f
t
w
a
r
e

V
e
r
s
i
o
n



0
1

0
2

























0
1
0



























0
2





































































































































































































































































































































































































































































































P S L F i l e S o f t w a r e V e r s i o n





























Firmware and Service Manual P64x/EN VH/A42
Version History
MiCOM P642, P643, P645 (VH) 15-7



VH




R
e
l
a
y

S
o
f
t
w
a
r
e

V
e
r
s
i
o
n



0
1

0
2


















0
1




















0
2







































































































































































































































































































































































M e n u T e x t F i l e S o f t w a r e V e r s i o n






















P64x/EN VH/A42 Firmware and Service Manual
Version History
(VH) 15-8 MiCOM P642, P643, P645


VH













Schneider Electric
35 rue Joseph Monier
92506 Rueil-Malmaison
FRANCE
Phone: +33 (0) 1 41 29 70 00
Fax: +33 (0) 1 41 29 71 00
www.schneider-electric.com Publishing: Schneider Electric
Publication: P64x/EN M/A42 11/2010








2
0
1
0

S
c
h
n
e
i
d
e
r

E
l
e
c
t
r
i
c
.

A
l
l

r
i
g
h
t
s

r
e
s
e
r
v
e
d
.

You might also like