Professional Documents
Culture Documents
1. General description
The 74HC4051; 74HCT4051 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL). The device is specified in compliance with JEDEC
standard no. 7A.
The 74HC4051; 74HCT4051 is an 8-channel analog multiplexer/demultiplexer with three
digital select inputs (S0 to S2), an active-LOW enable input (E), eight independent
inputs/outputs (Y0 to Y7) and a common input/output (Z).
With E LOW, one of the eight switches is selected (low impedance ON-state) by S0 to S2.
With E HIGH, all switches are in the high-impedance OFF-state, independent of S0 to S2.
VCC and GND are the supply voltage pins for the digital control inputs (S0 to S2, and E).
The VCC to GND ranges are 2.0 V to 10.0 V for 74HC4051 and 4.5 V to 5.5 V for
74HCT4051. The analog inputs/outputs (Y0 to Y7, and Z) can swing between VCC as a
positive limit and VEE as a negative limit. VCC VEE may not exceed 10.0 V.
For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically
ground).
2. Features
Wide analog input voltage range: 5 V
Low ON-state resistance:
80 (typical) at VCC VEE = 4.5 V
70 (typical) at VCC VEE = 6.0 V
60 (typical) at VCC VEE = 9.0 V
Logic level translation:
To enable 5 V logic to communicate with 5 V analog signals
Typical break before make built in
3. Applications
Analog multiplexing and demultiplexing
Digital multiplexing and demultiplexing
Signal gating
74HC4051; 74HCT4051
Philips Semiconductors
Parameter
Conditions
Min
Typ
Max Unit
E to Vos
22
ns
Sn to Vos
20
ns
E to Vos
18
ns
Sn to Vos
19
ns
Type 74HC4051
tPZH, tPZL
tPHZ, tPLZ
turn-ON time
turn-OFF time
Ci
input capacitance
CPD
CS
switch capacitance
CL = 15 pF;
RL = 1 k; VCC = 5 V
CL = 15 pF;
RL = 1 k; VCC = 5 V
3.5
pF
25
pF
independent input/output Yn
pF
common input/output Z
25
pF
E to Vos
22
ns
Sn to Vos
24
ns
E to Vos
16
ns
Sn to Vos
20
ns
3.5
pF
25
pF
independent input/output Yn
pF
common input/output Z
25
pF
[1] [2]
Type 74HCT4051
tPZH, tPZL
tPHZ, tPLZ
Ci
turn-ON time
turn-OFF time
CL = 15 pF;
RL = 1 k; VCC = 5 V
input capacitance
CPD
CS
switch capacitance
[1]
CL = 15 pF;
RL = 1 k; VCC = 5 V
[2]
[3]
74HC_HCT4051_3
[1] [3]
2 of 32
74HC4051; 74HCT4051
Philips Semiconductors
5. Ordering information
Table 2:
Ordering information
Type number
Package
Temperature range Name
Description
Version
74HC4051N
40 C to +125 C
DIP16
SOT38-4
74HC4051D
40 C to +125 C
SO16
SOT109-1
74HC4051DB
40 C to +125 C
SSOP16
SOT338-1
74HC4051PW
40 C to +125 C
TSSOP16
SOT403-1
74HC4051BQ
40 C to +125 C
SOT763-1
Type 74HC4051
Type 74HCT4051
74HCT4051N
40 C to +125 C
DIP16
SOT38-4
74HCT4051D
40 C to +125 C
SO16
SOT109-1
74HCT4051DB 40 C to +125 C
SSOP16
SOT338-1
74HCT4051PW 40 C to +125 C
TSSOP16
SOT403-1
74HCT4051BQ 40 C to +125 C
74HC_HCT4051_3
SOT763-1
3 of 32
74HC4051; 74HCT4051
Philips Semiconductors
6. Functional diagram
11
10
9
6
13
S0
S1
S2
14
11
10
15
12
1
5
2
0
8X
2
0
7
G8
Y0
Y1
MUX/DMUX
0
Y2
Y3
Y4
Y5
4
Y6
Y7
6
7
Z
001aad541
13
14
15
12
1
5
2
4
001aad542
Y
VEE
VCC
VCC
VCC
VCC
VEE
from
logic
VEE
Z
001aad544
74HC_HCT4051_3
4 of 32
74HC4051; 74HCT4051
Philips Semiconductors
VCC
16
13 Y0
S0 11
14 Y1
15 Y2
S1 10
12 Y3
LOGIC
LEVEL
CONVERSION
1-OF-8
DECODER
S2 9
1 Y4
5 Y5
2 Y6
4 Y7
E 6
3 Z
8
GND
7
VEE
001aad543
74HC_HCT4051_3
5 of 32
74HC4051; 74HCT4051
Philips Semiconductors
7. Pinning information
7.1 Pinning
Y4
terminal 1
index area
74HC4051
74HCT4051
16 VCC
74HC4051
74HCT4051
Y6
15 Y2
14 Y1
Y7
13 Y0
14 Y1
Y5
13 Y0
Y5
12 Y3
11 S0
VEE
E
VEE
10 S1
GND
Y7
S2
12 Y3
GND(1)
11 S0
10 S1
Y6
S2
16 VCC
15 Y2
GND
Y4
001aad540
001aad539
Pin description
Symbol
Pin
Description
Y4
independent input/output 4
Y6
independent input/output 6
common input/output
Y7
independent input/output 7
Y5
independent input/output 5
VEE
GND
ground (0 V)
S2
select input 2
S1
10
select input 1
S0
11
select input 0
Y3
12
independent input/output 3
Y0
13
independent input/output 0
Y1
14
independent input/output 1
Y2
15
independent input/output 2
VCC
16
74HC_HCT4051_3
6 of 32
74HC4051; 74HCT4051
Philips Semiconductors
8. Functional description
8.1 Function table
Table 4:
Input
Channel ON
S2
S1
S0
Y0 to Z
Y1 to Z
Y2 to Z
Y3 to Z
Y4 to Z
Y5 to Z
Y6 to Z
Y7 to Z
[1]
9. Limiting values
Table 5:
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
VEE = GND (ground = 0 V).
Symbol
Parameter
VCC
supply voltage
IIK
ISK
Conditions
Min
Max
0.5
+11.0 V
VI < 0.5 V or
VI > VCC + 0.5 V
20
mA
VS < 0.5 V or
VS > VCC + 0.5 V
20
mA
IS
switch current
25
mA
IEE
20
mA
[1]
ICC
50
mA
IGND
50
mA
Tstg
storage temperature
65
+150
Ptot
PS
Tamb = 40 C to +125 C
DIP16 package
[2]
750
mW
[3]
500
mW
100
mW
[1]
To avoid drawing VCC current out of terminal Z, when switch current flows in terminals Yn, the voltage drop
across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no VCC
current will flow out of terminals Yn. In this case there is no limit for the voltage drop across the switch, but
the voltages at Yn and Z may not exceed VCC or VEE.
[2]
74HC_HCT4051_3
Unit
7 of 32
74HC4051; 74HCT4051
Philips Semiconductors
[3]
For SO16, (T)SSOP16, and DHVQFN16 packages, above 70 C, Ptot derates linearly with 8 mW/K.
Symbol Parameter
Conditions
Min
Typ Max
Unit
2.0
5.0
2.0
5.0
Type 74HC4051
VCC
see Figure 7
VCC GND
VCC VEE
10.0
10.0
VI
input voltage
GND -
VCC
VS
switch voltage
VEE
VCC
Tamb
ambient temperature
40
+125 C
tr, tf
VCC = 2.0 V
6.0
1000 ns
VCC = 4.5 V
6.0
500
ns
VCC = 6.0 V
6.0
400
ns
VCC = 10.0 V
6.0
250
ns
VCC GND
4.5
5.0
5.5
VCC VEE
2.0
5.0
10.0
Type 74HCT4051
VCC
see Figure 7
VI
input voltage
GND -
VCC
VS
switch voltage
VEE
VCC
Tamb
ambient temperature
40
+125 C
tr, tf
VCC = 2.0 V
6.0
500
ns
VCC = 4.5 V
6.0
500
ns
VCC = 6.0 V
6.0
500
ns
VCC = 10.0 V
6.0
500
ns
74HC_HCT4051_3
8 of 32
74HC4051; 74HCT4051
Philips Semiconductors
001aad545
10
VCC GND
(V)
001aad546
10
VCC GND
(V)
operating area
operating area
4
0
0
8
10
VCC VEE (V)
a. Type 74HC4051
8
10
VCC VEE (V)
b. Type 74HCT4051
Parameter
Conditions
Min
Typ
Max
Unit
100
180
90
160
70
130
150
Tamb = 25 C
RON(peak)
RON(rail)
ON-state resistance
(peak)
ON-state resistance
(rail)
[1]
Vis = VEE
VCC = 2.0 V; VEE = 0 V; IS = 100 A
[1]
80
140
70
120
60
105
Vis = VCC
VCC = 2.0 V; VEE = 0 V; IS = 100 A
150
90
160
80
140
65
120
74HC_HCT4051_3
[1]
9 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Table 7:
RON resistance per switch for types 74HC4051 and 74HCT4051 continued
VI = VIH or VIL; for test circuit see Figure 8.
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
For 74HC4051: VCC GND or VCC VEE = 2.0 V, 4.5 V, 6.0 V and 9.0 V.
For 74HCT4051: VCC GND = 4.5 V and 5.5 V; VCC VEE = 2.0 V, 4.5 V, 6.0 V and 9.0 V.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
[1]
225
200
165
175
150
130
Tamb = 40 C to +85 C
RON(peak)
RON(rail)
ON-state resistance
(peak)
ON-state resistance
(rail)
[1]
Vis = VEE
VCC = 2.0 V; VEE = 0 V; IS = 100 A
[1]
Vis = VCC
VCC = 2.0 V; VEE = 0 V; IS = 100 A
[1]
200
175
150
270
240
195
210
180
160
Tamb = 40 C to +125 C
RON(peak)
RON(rail)
ON-state resistance
(peak)
ON-state resistance
(rail)
[1]
Vis = VEE
VCC = 2.0 V; VEE = 0 V; IS = 100 A
[1]
Vis = VCC
VCC = 2.0 V; VEE = 0 V; IS = 100 A
VCC = 4.5 V; VEE = 0 V; IS = 1000 A
240
210
180
74HC_HCT4051_3
[1]
10 of 32
74HC4051; 74HCT4051
Philips Semiconductors
[1]
At supply voltages (VCC VEE) approaching 2.0 V the analog switch ON-state resistance becomes extremely non-linear. Therefore it is
recommended that these devices be used to transmit digital signals only, when using these supply voltages.
mnb047
110
(1)
RON
()
90
70
HIGH
(from select input)
(3)
50
Vs
Yn
(2)
30
IS
10
VEE
1.8
3.6
5.4
7.2
9.0
Vis (V)
001aad547
RON = VS / IS
Table 8:
Static characteristics type 74HC4051
Voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol Parameter
Conditions
Min
Typ
Max
Unit
VCC = 2.0 V
1.5
1.2
VCC = 4.5 V
3.15
2.4
VCC = 6.0 V
4.2
3.2
VCC = 9.0 V
6.3
4.7
VCC = 2.0 V
0.8
0.5
VCC = 4.5 V
2.1
1.35
VCC = 6.0 V
2.8
1.8
VCC = 9.0 V
4.3
2.7
VCC = 6.0 V
0.1
VCC = 10.0 V
0.2
per channel
0.1
all channels
0.4
Tamb = 25 C
VIH
VIL
ILI
IS(OFF)
74HC_HCT4051_3
11 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Table 8:
Static characteristics type 74HC4051 continued
Voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol Parameter
Conditions
Min
Typ
Max
Unit
IS(ON)
0.4
ICC
8.0
VCC = 10.0 V
16.0
3.5
pF
Ci
input capacitance
Tamb = 40 C to +85 C
VIH
VIL
ILI
IS(OFF)
VCC = 2.0 V
1.5
VCC = 4.5 V
3.15
VCC = 6.0 V
4.2
VCC = 9.0 V
6.3
VCC = 2.0 V
0.5
VCC = 4.5 V
1.35
VCC = 6.0 V
1.8
VCC = 9.0 V
2.7
VCC = 6.0 V
1.0
VCC = 10.0 V
2.0
per channel
1.0
all channels
4.0
4.0
VCC = 6.0 V
80.0
VCC = 10.0 V
160.0
VCC = 2.0 V
1.5
VCC = 4.5 V
3.15
VCC = 6.0 V
4.2
VCC = 9.0 V
6.3
VCC = 2.0 V
0.5
VCC = 4.5 V
1.35
VCC = 6.0 V
1.8
VCC = 9.0 V
2.7
IS(ON)
ICC
Tamb = 40 C to +125 C
VIH
VIL
74HC_HCT4051_3
12 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Table 8:
Static characteristics type 74HC4051 continued
Voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol Parameter
Conditions
ILI
IS(OFF)
Min
Typ
Max
Unit
VCC = 6.0 V
1.0
VCC = 10.0 V
2.0
per channel
1.0
all channels
4.0
4.0
VCC = 6.0 V
160.0
VCC = 10.0 V
320.0
IS(ON)
ICC
LOW
(from select input)
Yn
VI = VCC or VEE
VO = VEE or VCC
VEE
001aad548
HIGH
(from select input)
Yn
A
VI = VEE or VCC
VO (open circuit)
VEE
001aad549
74HC_HCT4051_3
13 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Table 9:
Static characteristics type 74HCT4051
Voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol Parameter
Conditions
Min
Typ
Max
Unit
V
Tamb = 25 C
VIH
2.0
1.6
VIL
1.2
0.8
ILI
0.1
IS(OFF)
0.1
all channels
0.4
0.4
8.0
16.0
Sn input
50
180
E input
50
180
3.5
pF
IS(ON)
ICC
ICC
Ci
input capacitance
Tamb = 40 C to +85 C
VIH
2.0
VIL
0.8
ILI
1.0
IS(OFF)
1.0
all channels
4.0
4.0
80.0
160.0
Sn input
225
E input
225
IS(ON)
ICC
ICC
Tamb = 40 C to +125 C
VIH
2.0
VIL
0.8
ILI
1.0
74HC_HCT4051_3
14 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Table 9:
Static characteristics type 74HCT4051 continued
Voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol Parameter
Conditions
IS(OFF)
Min
Typ
Max
Unit
per channel
1.0
all channels
4.0
4.0
160.0
320.0
IS(ON)
ICC
ICC
245
E input
245
Conditions
Min
Typ
Max
Unit
14
60
ns
12
ns
10
ns
ns
Tamb = 25 C
tPHL,
tPLH
tPZH,
tPZL
turn-ON time
E to Vos
Sn to Vos
RL = ; see Figure 12
RL = 1 k; see Figure 13
VCC = 2.0 V; VEE = 0 V
72
345
ns
29
69
ns
22
ns
21
59
ns
18
51
ns
66
345
ns
28
69
ns
20
ns
19
59
ns
16
51
ns
74HC_HCT4051_3
15 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Conditions
tPHZ,
tPLZ
RL = 1 k; see Figure 13
turn-OFF time
E to Vos
Sn to Vos
Min
Typ
Max
Unit
58
290
ns
31
58
ns
18
ns
17
49
ns
18
42
ns
61
290
ns
25
58
ns
19
ns
18
49
ns
18
42
ns
25
pF
75
ns
15
ns
13
ns
10
ns
[1] [2]
Tamb = 40 C to +85 C
tPHL,
tPLH
tPZH,
tPZL
turn-ON time
E to Vos
Sn to Vos
tPHZ,
tPLZ
turn-OFF time
E to Vos
Sn to Vos
RL = ; see Figure 12
RL = 1 k; see Figure 13
VCC = 2.0 V; VEE = 0 V
430
ns
86
ns
73
ns
64
ns
430
ns
86
ns
73
ns
64
ns
365
ns
73
ns
62
ns
RL = 1 k; see Figure 13
53
ns
365
ns
73
ns
62
ns
53
ns
74HC_HCT4051_3
16 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Conditions
Min
Typ
Max
Unit
90
ns
18
ns
15
ns
12
ns
520
ns
104
ns
88
ns
77
ns
520
ns
104
ns
88
ns
77
ns
Tamb = 40 C to +125 C
tPHL,
tPLH
tPZH,
tPZL
turn-ON time
E to Vos
Sn to Vos
tPHZ,
tPLZ
turn-OFF time
E to Vos
Sn to Vos
RL = ; see Figure 12
RL = 1 k; see Figure 13
RL = 1 k; see Figure 13
VCC = 2.0 V; VEE = 0 V
435
ns
87
ns
74
ns
72
ns
435
ns
87
ns
74
ns
72
ns
[1]
[2]
74HC_HCT4051_3
17 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Conditions
Min
Typ
Max
Unit
Tamb = 25 C
tPHL,
tPLH
tPZH,
tPZL
propagation delay
Vis to Vos
turn-ON time
E to Vos
Sn to Vos
tPHZ,
tPLZ
turn-OFF time
E to Vos
Sn to Vos
RL = ; see Figure 12
VEE = 0 V
12
ns
VEE = 4.5 V
ns
VEE = 0 V
26
55
ns
22
ns
VEE = 4.5 V
16
39
ns
VEE = 0 V
28
55
ns
24
ns
VEE = 4.5 V
16
39
ns
VEE = 0 V
19
45
ns
16
ns
RL = 1 k; see Figure 13
RL = 1 k; see Figure 13
VEE = 4.5 V
16
32
ns
VEE = 0 V
23
45
ns
20
ns
16
32
ns
25
pF
VEE = 4.5 V
CPD
[1] [2]
power dissipation
capacitance (per switch)
Tamb = 40 C to +85 C
tPHL,
tPLH
tPZH,
tPZL
propagation delay
Vis to Vos
turn-ON time
E to Vos
Sn to Vos
tPHZ,
tPLZ
turn-OFF time
E to Vos
Sn to Vos
RL = ; see Figure 12
VEE = 0 V
15
ns
VEE = 4.5 V
10
ns
VEE = 0 V
69
ns
VEE = 4.5 V
49
ns
VEE = 0 V
69
ns
VEE = 4.5 V
49
ns
RL = 1 k; see Figure 13
RL = 1 k; see Figure 13
VEE = 0 V
56
ns
VEE = 4.5 V
40
ns
VEE = 0 V
56
ns
VEE = 4.5 V
40
ns
VEE = 0 V
18
ns
VEE = 4.5 V
12
ns
Tamb = 40 C to +125 C
tPHL,
tPLH
propagation delay
Vis to Vos
RL = ; see Figure 12
74HC_HCT4051_3
18 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Conditions
tPZH,
tPZL
RL = 1 k; see Figure 13
turn-ON time
E to Vos
Sn to Vos
tPHZ,
tPLZ
turn-OFF time
E to Vos
Sn to Vos
Min
Typ
Max
Unit
VEE = 0 V
83
ns
VEE = 4.5 V
59
ns
VEE = 0 V
83
ns
VEE = 4.5 V
59
ns
VEE = 0 V
68
ns
VEE = 4.5 V
48
ns
RL = 1 k; see Figure 13
VEE = 0 V
68
ns
VEE = 4.5 V
48
ns
[1]
[2]
13. Waveforms
Vis input
50 %
tPLH
Vos output
tPHL
50 %
001aad555
74HC_HCT4051_3
19 of 32
74HC4051; 74HCT4051
Philips Semiconductors
VI
E, Sn inputs
VM
0V
tPLZ
tPZL
50 %
Vos output
10 %
tPHZ
tPZH
90 %
50 %
Vos output
switch ON
switch ON
switch OFF
001aad556
Measuring points
Type
VI
VM
74HC4051
GND to VCC
50 %
74HCT4051
GND to 3.0 V
1.3 V
74HC_HCT4051_3
20 of 32
74HC4051; 74HCT4051
Philips Semiconductors
VI
tW
90 %
negative
pulse
90 %
VM
0V
VI
tTHL(tf)
tTLH(tr)
tTLH(tr)
tTHL(tf)
90 %
positive
pulse
0V
VM
10 %
VM
VM
10 %
10 %
tW
001aac221
Vis
VCC
open
VCC
PULSE
GENERATOR
VI
RL
VO
DUT
CL
RT
GND
VEE
001aad557
b. Load circuitry
Test data is given in Table 13.
Test data
Input
tr, tf
[1]
Switch
Vis
tPZH, tPHZ
6 ns
tPZL, tPLZ
6 ns
VEE
VCC
tPHL, tPLH
6 ns
pulse
open
[1]
VCC
When measuring fmax there is no constraint to tr and tf with 50 % duty factor (< 2 ns).
74HC_HCT4051_3
VEE
21 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Conditions
Min
Typ
0.04 -
0.02 -
0.12 -
0.06 -
50
dB
50
dB
110
mV
220
mV
170
MHz
180
MHz
independent
input/output Yn
pF
common input/output Z
25
pF
sine-wave distortion
dsin
Max Unit
fi = 10 kHz
VCC = 2.25 V; VEE = 2.25 V; Vis(p-p) = 4.0 V
VCC = 4.5 V; VEE = 4.5 V; Vis(p-p) = 8.0 V
(ft)OFF
[1]
crosstalk voltage
(peak-to-peak value)
between E or Sn and
Yn or Z
fh(-3dB)
CS
3 dB high frequency
[2]
switch capacitance
[1]
[2]
Adjust input voltage Vis to 0 dBm level at Vos for 1 MHz (0 dBm = 1 mW into 50 ).
10 F
Vis
Z/Yn
Yn/Z
RL
channel
ON
Vos
CL dB
VEE
001aad552
74HC_HCT4051_3
22 of 32
74HC4051; 74HCT4051
Philips Semiconductors
mnb050
0
(ft)OFF
(dB)
20
40
60
80
100
102
10
103
104
105
106
f (kHz)
0.1 F
Vis
Yn/Z
Z/Yn
RL
CL
Vos
dB
channel
OFF
VEE
001aad553
b. Test circuit
VCC = 4.5 V; GND = 0 V; VEE = 4.5 V; RL = 600 ; Rsource = 1 k.
VCC
Sn or E
VCC
2RL
Vct(p-p)
2RL
Yn/Z
Z/Yn
DUT
2RL
2RL
CL
oscilloscope
GND
VEE
001aad554
The crosstalk resembles the oscilloscope output shown in the left-hand drawing above.
Fig 17. Crosstalk between any control input and any switch
74HC_HCT4051_3
23 of 32
74HC4051; 74HCT4051
Philips Semiconductors
001aad551
5
Vos
(dB)
3
102
10
103
104
105
106
f (kHz)
10 F
Vis
Z/Yn
Yn/Z
RL
Vos
CL dB
channel
ON
VEE
001aad552
b. Test circuit
VCC = 4.5 V; GND = 0 V; VEE = 4.5 V; RL = 50 ; Rsource = 1 k.
74HC_HCT4051_3
24 of 32
74HC4051; 74HCT4051
Philips Semiconductors
SOT38-4
ME
seating plane
A2
A1
c
e
w M
b1
(e 1)
b2
MH
16
pin 1 index
E
10 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
UNIT
A
max.
A1
min.
A2
max.
b1
b2
D (1)
E (1)
e1
ME
MH
Z (1)
max.
mm
4.2
0.51
3.2
1.73
1.30
0.53
0.38
1.25
0.85
0.36
0.23
19.50
18.55
6.48
6.20
2.54
7.62
3.60
3.05
8.25
7.80
10.0
8.3
0.254
0.76
inches
0.17
0.02
0.13
0.068
0.051
0.021
0.015
0.049
0.033
0.014
0.009
0.77
0.73
0.26
0.24
0.1
0.3
0.14
0.12
0.32
0.31
0.39
0.33
0.01
0.03
Note
1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.
OUTLINE
VERSION
REFERENCES
IEC
JEDEC
JEITA
EUROPEAN
PROJECTION
ISSUE DATE
95-01-14
03-02-13
SOT38-4
25 of 32
74HC4051; 74HCT4051
Philips Semiconductors
SOT109-1
A
X
c
y
HE
v M A
Z
16
Q
A2
(A 3)
A1
pin 1 index
Lp
1
8
e
detail X
w M
bp
2.5
5 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
UNIT
A
max.
A1
A2
A3
bp
D (1)
E (1)
HE
Lp
Z (1)
mm
1.75
0.25
0.10
1.45
1.25
0.25
0.49
0.36
0.25
0.19
10.0
9.8
4.0
3.8
1.27
6.2
5.8
1.05
1.0
0.4
0.7
0.6
0.25
0.25
0.1
0.7
0.3
0.01
0.039
0.016
0.028
0.020
inches
0.010 0.057
0.069
0.004 0.049
0.16
0.15
0.05
0.244
0.041
0.228
0.01
0.01
0.028
0.004
0.012
8
o
0
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
VERSION
IEC
JEDEC
SOT109-1
076E07
MS-012
JEITA
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-19
26 of 32
74HC4051; 74HCT4051
Philips Semiconductors
SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm
SOT338-1
A
X
c
y
HE
v M A
Z
9
16
Q
A2
(A 3)
A1
pin 1 index
Lp
L
8
detail X
w M
bp
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
UNIT
A
max.
A1
A2
A3
bp
D (1)
E (1)
HE
Lp
Z (1)
mm
0.21
0.05
1.80
1.65
0.25
0.38
0.25
0.20
0.09
6.4
6.0
5.4
5.2
0.65
7.9
7.6
1.25
1.03
0.63
0.9
0.7
0.2
0.13
0.1
1.00
0.55
8
o
0
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
OUTLINE
VERSION
SOT338-1
REFERENCES
IEC
JEDEC
JEITA
MO-150
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-19
27 of 32
74HC4051; 74HCT4051
Philips Semiconductors
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm
SOT403-1
c
y
HE
v M A
16
Q
(A 3)
A2
A1
pin 1 index
Lp
L
8
e
detail X
w M
bp
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
UNIT
A
max.
A1
A2
A3
bp
D (1)
E (2)
HE
Lp
Z (1)
mm
1.1
0.15
0.05
0.95
0.80
0.25
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
0.65
6.6
6.2
0.75
0.50
0.4
0.3
0.2
0.13
0.1
0.40
0.06
8
o
0
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
OUTLINE
VERSION
SOT403-1
REFERENCES
IEC
JEDEC
JEITA
MO-153
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-18
28 of 32
74HC4051; 74HCT4051
Philips Semiconductors
DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
SOT763-1
16 terminals; body 2.5 x 3.5 x 0.85 mm
A
A1
E
detail X
terminal 1
index area
terminal 1
index area
e1
e
2
y1 C
v M C A B
w M C
Eh
e
16
15
10
Dh
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
UNIT
mm
A(1)
max.
A1
0.05
0.00
0.30
0.18
D (1)
Dh
E (1)
Eh
0.2
3.6
3.4
2.15
1.85
2.6
2.4
1.15
0.85
e
0.5
e1
y1
2.5
0.5
0.3
0.1
0.05
0.05
0.1
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
REFERENCES
OUTLINE
VERSION
IEC
JEDEC
JEITA
SOT763-1
---
MO-241
---
EUROPEAN
PROJECTION
ISSUE DATE
02-10-17
03-01-27
29 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Revision history
Document ID
Release date
74HC_HCT4051_3 20051219
Modifications:
Product specification -
74HC_HCT4051_CNV_2
The format of this data sheet has been redesigned to comply with the new presentation and
information standard of Philips Semiconductors.
Section 5 Ordering information and Section 15 Package outline: modified to include type
numbers 74HC4051BQ and 4HC4T051BQ (DHVQFN16 package).
74HC_HCT4051_3
Supersedes
30 of 32
74HC4051; 74HCT4051
Philips Semiconductors
Definition
Objective data
Development
This data sheet contains data from the objective specification for product development. Philips
Semiconductors reserves the right to change the specification in any manner without notice.
II
Preliminary data
Qualification
This data sheet contains data from the preliminary specification. Supplementary data will be published
at a later date. Philips Semiconductors reserves the right to change the specification without notice, in
order to improve the design and supply the best possible product.
III
Product data
Production
This data sheet contains data from the product specification. Philips Semiconductors reserves the
right to make changes at any time in order to improve the design, manufacturing and supply. Relevant
changes will be communicated via a Customer Product/Process Change Notification (CPCN).
[1]
Please consult the most recently issued data sheet before initiating or completing a design.
[2]
The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
URL http://www.semiconductors.philips.com.
[3]
For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
18. Definitions
20. Trademarks
19. Disclaimers
Life support These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors
74HC_HCT4051_3
31 of 32
Philips Semiconductors
74HC4051; 74HCT4051
8-channel analog multiplexer/demultiplexer
22. Contents
1
2
3
4
5
6
7
7.1
7.2
8
8.1
9
10
11
12
13
14
15
16
17
18
19
20
21
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Quick reference data . . . . . . . . . . . . . . . . . . . . . 2
Ordering information . . . . . . . . . . . . . . . . . . . . . 3
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 4
Pinning information . . . . . . . . . . . . . . . . . . . . . . 6
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6
Functional description . . . . . . . . . . . . . . . . . . . 7
Function table . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 7
Recommended operating conditions. . . . . . . . 8
Static characteristics. . . . . . . . . . . . . . . . . . . . . 9
Dynamic characteristics . . . . . . . . . . . . . . . . . 15
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Additional dynamic characteristics . . . . . . . . 22
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 25
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 30
Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 31
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Contact information . . . . . . . . . . . . . . . . . . . . 31