Eecs242 Class EF PAs

Class E/F Amplifiers
Normalized Output Power
EECS 242
Its easy to show that for Class A/B/C amplifiers, the

efficiency and output power are given by:
Its useful to normalize the output power versus the

product of Vbk and Imax (Idc)
Prof. Ali M. Niknejad (C) 2009
Class A/B/C
EECS 242
As efficiency improves, the normalized output power drops

from ~10% down to 0%
Class A/B/C Properties
EECS 242
Keep voltage waveform sinusoidal amplitude is limited

to Vdd/2
Only way to improve efficiency is to control current
Require very large on current to deliver power
Class F
Start with Class B current waveform only odd harmonics

Tune impedance at odd harmonics to be an open circuit to dissipate
no harmonic power but allow odd harmonics in voltage waveform
Tune even harmonics to short circuit to avoid dissipating power
EECS 242
Class F Waveforms
EECS 242
Maximally flat Class F waveforms.

An ideal Class F amplifier has a square voltage waveform and
100% efficiency.
Class F Efficiency
In theory, if you can control an infinite number of harmonics,

efficiency approaches 100%
EECS 242
Class F Output Power
Square wave has a peak fundamental 4/ larger than the peak

1 dB output power enhancement
EECS 242
Class F Disadvantages
EECS 242
Output capacitance of device not naturally absorbed into

network need inductor to tune it out
Difficult to control more than 5th harmonic resonators
are lossy and additional losses present diminishing returns
on efficiency.
Switching Amplifiers
EECS 242
Operate transistor in triode region where it acts like a

switch.
For an ideal switch the power dissipated in the switch is zero,
right?
Are all switching PAs the same?
Linear Time-Varying Systems
Even though transistor is non-linear, the operation of

the periodic switching action can be modeled as a
linear time-varying (periodic) system. The design of
the output network completely determines the
behavior of the circuit.
EECS 242
ce is on the voltage waveform for part of the cycle and on the current
42 the switch is closed the switch voltage

Chapter
he remainder. Specifically, when
vs 3: Switching Amplifier Properties
I-V Solution for Swithing Amps
o, but when open the current is is forced to zero. If the set of times during
ch is conducting is denoted D and the set of non-conducting times denoted
onditions can be written as:

( D)
( vs = 0 )
(3.4)
( D)
( is = 0 )
(3.5)
these two constraints, the switch makes no demands on the waveforms,

the constrained portions ofFigure
the waveform
are amplifier
trivial to
generate,
the
3.2: Switching
waveforms
after
applying switching constraints.
Non-zero values of current and voltage are not yet determined.
For
trans-conductance
non-zero portions
require
additional effort.
amplifiers, the current is known, so

the voltageconstraint
is determined
theharmonics.
load network.
imposed onlyby
at the
Letting Zin(k) denote the impedance at the kth
ely obvious that the form of the non-zero portions of the waveform must be
harmonic:
In a switching
amplifier, when the switch is on, the voltage
mehow by the properties of the load network. The load network is LTI, and
is forced to zero, and the current through the switch can
j ( and
) the
ibed completely by its frequency-dependent input impedance,
k kso
(
v
i
)e
= Zin ( kis
) off, the
take on any value. Likewise, when
the switch
k k
(3.6)
influence it could have on the waveforms is to demanding that, at all
switch current is zero, but the voltage
take
on any
k { 1, 2can
, 3, 4,
}
he ratio between
the voltage and current on its port be equal its port
value
Although this condition is easily written down, it is still not obvious how to apply it in
nce the waveforms only contain

order toharmonic
determine frequencies,
the waveforms.this
Thebecomes
difficulty alies in the fact that (3.6) is really an
EECS 242
infinite number of independent frequency domain conditions which must be reconciled

with the very tight time-domain conditions demanded by the switch. Considerable effort
ntal period T. Similarly, the waveforms will be assumed to be periodic, having the
damental period.
Figure 3.2: Switching amplifier waveforms after applying switching const

Non-zero values of current and voltage are not yet determine
Impedance at Harmonics
ilizing this assumption, the switch voltage and current waveforms, vs and is
ely, may be expressed in terms ofconstraint

a Fourier series:
imposed only at the harmonics. Letting Zin(k) denote the impeda
harmonic:
v s ( ) = V DC +
v k cos ( k + k )
( v k ik )e
k=1
is ( ) = I DC +
i k cos ( k + k )
k=1
(3.1)
j( k k)
= Zin ( k )
k { 1, 2, 3, 4, }
(3.2)
Although this condition is easily written down, it is still not obvious how
determine
the where
waveforms.
The difficulty lies in the fact that (3.6
ik ,
the normalized
values of the parameters VDC, Iorder
DC,vk, to
k, and k, and
able is defined as:
infinite shape,
number therefore,
of independent
frequency domain
conditions which must
The waveform
is completely
determined
with
the--t- very impedance
tight time-domain
conditions
demanded by the switch. Cons
by the
load
network
(its
a
linear
system
2f
t
=
2
(3.3)
0
T
viewed from
this
perspective)
has been exerted
to solve for these waveforms even for specific cases such
Waveform Constraints
of class-E solutions [4,31-42] each solving for a slightly different circuit top
approximations
and
assumptions.
determination the voltages and different
currents for
the a switching
amplifier
can be Typically the solutions are deriv
domain
using
network
utilizing
to determining the voltages and
currents
on the
switch theory,
itself. Once
these different simplifying assumpti
EECS 242
ms are known, the other circuit waveforms

follow readily
using standard
linear
topology, making
generalization
or comparison
difficult. To date, there has b
a dual or inverse switching amplifier tuning. This can be done by simply inv
drive of the switch (so that the switch will be on at times where before it was
Inverseadmittance
Class
of
numerically
equalOperation
to the original load networks impedance. To see
vise-versa) and by using a tuning network presenting, at each harmonic,
clearly, consider (3.1)-(3.6) rewritten as follows:
EECS 242
By duality, any PA can

be transformed into its
dual (where the role of
current/voltage are
switched) by imposing
the complementary
admittance condition
For instance a Class D
voltage switching
amplifier can be
transformed into a
current switching amp
is ( ) = I DC +
i k cos ( k + k )
k=1
v s ( ) = V DC +
v k cos ( k + k )
k=1
( D)
( is = 0 )
( D)
( vs = 0 )
( i k v k )e
j ( k k )
= Y in ( k )
k { 1, 2, 3, 4, }
Bias Scaling
EECS 242
Scaling supply changes voltage/current waveforms by the

same scale factor.
Impedance Scaling
EECS 242
Switch Losses
When a switch is closed across a capacitor, an impulse

of current flows through the switch to discharge the
capacitor. The energy stored in the capacitor is
dissipated into heat through the switch. (ideal switch?)
If you make a smaller switch, the on-resistance goes
down
so
you
have
to
live
with
finite
capacitance.
EECS 242
ZVS
EECS 242
A ZVS network will return the voltage to zero at the moment

of switch turn-on. To make the circuit more robust, the
derivative of the voltage can also be forced to zero (or nderivatives ) to obtain a maximally flat zero.
Switch Losses: ZCS Condition
EECS 242
The dual of ZVS is ZCS.

What happens if you open circuit an inductor with current
(flux)? The energy stored in the magnetic flux is dissipated
In practice the voltage kick produced by the inductor will
break down the switch and conduct current.
Its also possible to design a load network that returns the
current to zero just before the switch opens.
Switching Inductors
EECS 242
If the inductor is large enough, its switching behavior can be

idealized.
Class D
Two switches used to realize square waveform.

Series tank only allows fundamental current to flow into load.
Switch capacitance limits efficiency in high frequency
applications.
EECS 242
Class D-1
The Dual Class D amplifier (interchange voltage/current

square wave current, sinusoidal voltage, parallel LCR filter)
Chokes act like current sources. ZVS by design but only if
there is no device capacitance to begin with.
EECS 242
Class E
Switch driven with 50% duty cycle. Device capacitance Cs

absorbed into network.
The current i1 is sinusoidal and the current through the choke
is DC. The sum of these currents flows through the switch +
capacitor.
EECS 242
Class E Currents
EECS 242
When switch is closed, all the current flows through it. When
open, this same current must flow through the capacitor. The
voltage across the capacitor is given by the integral of the
current since
Class E Voltages
EECS 242
We can impose voltage continuity, so =. But we have two

degrees of freedom, so we can also set the derivative of the
voltage to zero (ZdVS). When both conditions are satisfied,
we have a class E amplifier.
Class E Current/Voltage
ZVS & ZdVS
EECS 242
Class E Load & Swing
EECS 242
The load is given from Fourier analysis of the current/

voltage.
To realize a Class E amplifier requires an inductive load.
One big disadvantage of the Class E amplifier is that the
voltage swing across the device is very large (nearly
4VDD).
Switching Amplifier Efficiency
EECS 242
For ZVS, Psw is zero

Switching Amplifier PAE
This result includes the gain of the amplifier. To arrive at the

final result, we assume 100% drain efficiency and ZVS. Note
that Pin is a function of the transistor size.
EECS 242
Switch FOM
EECS 242
Its useful to relate the effiency to peak current/voltage swings

(stress) on the device. For a high efficiency PA we have
FOM (cont)
Peak voltage versus DC

Peak current versus DC
RMS current versus DC
Output power versus peak stress on transsitor
Output power versus stored reactive power.
EECS 242
The smaller this ratio, the more the design can tolerate output
capacitance, and hence a larger transistor with lower conductive losses.
I RMS Ron
VSW
---------------------- + -------------------------------------D1 V
I DC
DC I DC 4X CS V
(4.16)
DC
Device
Size Limited
Maximum Drain Efficiency
becomes:
IRMS R on
D 1 ---------------------V DC I DC
(4.17)
und by utilizing (4.14):

2
P DC Pdiss
VDC I DC I RMS R on
= ----------------------------- = -----------------------------------------------P in
P in
(4.18)
All terms except the third are invariant and only depend on the
tuning strategy.
Minimize the third term by using the highest peak voltage
possible (minimize current through device).
EECS 242
I RMS Ron
VSW
---------------------- + -------------------------------------D1 V
I DC
DC I DC 4X CS V
(4.16)
DC
Capacitance Limited Drain Efficiency
becomes:
IRMS R on
D 1 ---------------------V DC I DC
(4.17)
und by utilizing (4.14):
Increase device
2 size until the switch output capacitance equals
P DC Pdiss
VDC I DC I RMS R on
the
total
output capacitance
(4.18)
= ----------------------------- = -----------------------------------------------P in
P in
All terms except the last are invariant (bias, impedance
scaling) and only depend on the switching network. Note the
third term depends on technology but is independent of
transistor size. Voltage waveform properties do not come into
play.
To minimize the final term, maximize Cout. Final efficiency
only depends on technology RC time constant:
EECS 242
optimized,
constraint
that
Cout
cannot
be larger than CS
2 under
in efficiency, increasing the voltage and
decreasing
theIthe
current
in
this
case
has
no
I RMS
VDC
DC
D 1 ------------ ----------------------------- ( Ron C out ) ( 2f 0 )
(4.36)
,
it
is
clearly
best
to
choose
Cout as
improves
with
increasing
C
2
I
out constant under
on the efficiency. This is due to the fact that
transistor
size is not
DC the 2f
C
V
0 s DC
optimal asized
device is of
therefore
the one
hange. In order to trade voltage for current,
combination
impedance
andwith
biasoutput capacitance eq
The further illuminate the meaning of the somewhat mysterious second term, consider
2
ng must be used. During this process, the RMS current scales Iinversely
with Ithe
V
RMS
DC
that VDCIDC is approximately the equal
to the
output
power
and
thatDC
the- 1( R
( 2f
is )
0 C S) () 2f
-------------------------------------
1
C
on
out
D
0
2
ge level, whereas
the circuit
impedances
scalefurther
proportionally
toIDC
the square
of
the
The
second
term
needs
explanation:
2f
C
V
the magnitude ZC of the switch parallel capacitances impedance
0 s at
DCthe fundamental
ge level. The
capacitance
CS therefore
scalesamplifier,
inversely with
voltage level.
The to
For a highly
efficient
the the
numerator
is equal
frequency:
The further illuminate the meaning of the somewhat mysterious
the
output
power,
and
thethen
denominator
has
thetheswitch
stor size proportional to CS in this case must
scale inversely
with
square
thatI VDCIDC
2 isPapproximately the equal to the output power and th
capacitance
admittance:
RMS
out
e voltage level, causing the on-resistance
scale
the)square
----------- proportionally
--------------------- ( RontoC out
D 1 to
( 2f 0 ) of the
(4.37)
the Imagnitude2 ZC of the switch parallel capacitances impedanc
V DC of
ZCk under the conditions of
ge level. Thus for an increase in the voltageDC
by a factor
frequency:
This is a ratio of the output power to the switchs stored
ant output power, there is a decrease in the ZRMS
current
by)a factor of k and an
(4.38)
(
2f
C
C to use a
0 tuning
S
reactive power. We2 wish
strategy
that
2
2
ase in the on-resistance by a factor of k . The product I RMS RonIRMS
thereforePstays
out
------------------------------- ( Ron C out ) ( 2f 0 )
maximizes the reactive energyof

the
switch
and
minimizes
D
2
I
78
Chapter
4:
Predicting
DC
ant.
V
Z Switching Amplifier
Reactive Energy Term
DC cannot
C
the RMS current through the switch. The voltage
be traded
currentaslike
the previous
s before, the efficiency
may befor
expressed
waveform
figures of case.
merit:Z 1 ( 2f C )
e:
2 ( Ron C out )
2
D 1 ( FI FC ) -------------------------------1 f0
EECS 242
0 S
Pout
FC ----------------------(4.39)
2
V DC ZC
The transistor property of interest in this case is the RonCout product, whic
constant of the exponential discharge waveform occurring when the transisto
Gain Limited PAE
For Cs = Cout, where is a scaling parameter. Clearly an

optimal size exists since Ron ~ whereas Pin ~ 1/.
The optimal PAE is given by:
Under assumption of
high drain efficiency
EECS 242
Gain Limited PAE (cont)

Considering the breakdown limitations:
Use a tuning network with low peak to DC current/voltage.

Note that the final term is a scaling invariant property of
transistor.
EECS 242
Capacitance Limited PAE
EECS 242
If the optimal device is too large, its output cap will be

larger than Cs, and hence cannot be absorbed into the
network. Must limit device size to Cs.
Cap Limited PAE
EECS 242
Make the peak voltage as large as possible and increase the

gain.
Summary
EECS 242
General Class E/F Design
A switch with parallel

capacitance, an ideal choke,
and a possibly countable
infinite number of harmonic
impedances.
EECS 242
Switch/Cap Current
EECS 242
The switch carries an impulsive

current component due to cap
discharge.
Cap Voltage
EECS 242
The voltage across the

capacitor is calculated
from the current.
The harmonic impedance
constraint implies the
following relations.
Constraint Equations
There are |T| complex valued

equations and one real valued
equation and |T|+2 unknowns.
These equations can be solved
for Q and ix
The ZVS solution has an
additional constraint Q=0.
EECS 242
ZVS
EECS 242
It can be shown that ZVS

implies that:
(R1,X1) is the fundamental load
impedance.
The center and radius of the
circle is determined by the
overtone network.
ZdVS
EECS 242
The ZdVS conditions generate

additional constraints.
Class E/F Amplifier Family
EECS 242
Are there other interesting tuning networks besides the well

known Class E and F?
Switching Amplifier Wish List
EECS 242
ZVS Switching
Inclusion of device output capacitance
Simple circuit implementation
Lower peak voltage (Fv)
Lower RMS current (Fi)
Capacitance Tolerance (Fc)
Class E versus F
EECS 242
Consider a hybrid of Class E and F with desirable properties of

both. Construct such a hybrid by choosing harmonics to either
satisfy Class E or F conditions. Note that the fundamental
load is set by Class E ZVS conditions.
Class E/F Family
EECS 242
Example Class E/F Waveforms
EECS 242
More Waveforms
EECS 242
Single Harmonic Class E/F
EECS 242
Odd Harmonic Class E/F
EECS 242
Even Harmonic Class E/F
EECS 242
N-Harmonic Class E/F
EECS 242
Overall Comparison
EECS 242
Direct Implementation
EECS 242
Push-Pull Amplifiers
EECS 242
Creation of virtual grounds at odd harmonics and open circuits

at even harmonics is very handy for designing class E/F
amplifiers.
Class E/F3 Push-Pull
EECS 242
Short at third harmonic. Does not need to be high Q since

even harmonics dont see it
Even & Odd Harmonic Control
EECS 242
Odd harmonics only see ZD/2

since YC is shorted to ground.
Even harmonics see Yc to
ground
Switching Amplifier Landscape
EECS 242
Class E/Fodd Amplifier
EECS 242
All odd harmonics see small

impedance (ideally short) whereas
even harmonics do not see shunt
LC tank.

Eecs242 Class EF PAs

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Eecs242 Class EF PAs

Uploaded by

Copyright:

Available Formats

Class E/F Amplifiers

Normalized Output Power

Its easy to show that for Class A/B/C amplifiers, the

Its useful to normalize the output power versus the

Prof. Ali M. Niknejad (C) 2009

As efficiency improves, the normalized output power drops

Class A/B/C Properties

Keep voltage waveform sinusoidal amplitude is limited

Prof. Ali M. Niknejad (C) 2009

Start with Class B current waveform only odd harmonics

Prof. Ali M. Niknejad (C) 2009

Maximally flat Class F waveforms.

Prof. Ali M. Niknejad (C) 2009

In theory, if you can control an infinite number of harmonics,

Prof. Ali M. Niknejad (C) 2009

Class F Output Power

Square wave has a peak fundamental 4/ larger than the peak

Prof. Ali M. Niknejad (C) 2009

Output capacitance of device not naturally absorbed into

Prof. Ali M. Niknejad (C) 2009

Operate transistor in triode region where it acts like a

Linear Time-Varying Systems

Even though transistor is non-linear, the operation of

Prof. Ali M. Niknejad (C) 2009

42 the switch is closed the switch voltage

I-V Solution for Swithing Amps

ch is conducting is denoted D and the set of non-conducting times denoted

onditions can be written as:

these two constraints, the switch makes no demands on the waveforms,

amplifiers, the current is known, so

nce the waveforms only contain

Prof. Ali M. Niknejad (C) 2009

infinite number of independent frequency domain conditions which must be reconciled

Figure 3.2: Switching amplifier waveforms after applying switching const

ely, may be expressed in terms ofconstraint

able is defined as:

Prof. Ali M. Niknejad (C) 2009

ms are known, the other circuit waveforms

vise-versa) and by using a tuning network presenting, at each harmonic,

clearly, consider (3.1)-(3.6) rewritten as follows:

By duality, any PA can

Prof. Ali M. Niknejad (C) 2009

Scaling supply changes voltage/current waveforms by the

Prof. Ali M. Niknejad (C) 2009

Prof. Ali M. Niknejad (C) 2009

When a switch is closed across a capacitor, an impulse

A ZVS network will return the voltage to zero at the moment

Switch Losses: ZCS Condition

The dual of ZVS is ZCS.

Prof. Ali M. Niknejad (C) 2009

If the inductor is large enough, its switching behavior can be

Prof. Ali M. Niknejad (C) 2009

Two switches used to realize square waveform.

Prof. Ali M. Niknejad (C) 2009

The Dual Class D amplifier (interchange voltage/current

Prof. Ali M. Niknejad (C) 2009

Switch driven with 50% duty cycle. Device capacitance Cs

Prof. Ali M. Niknejad (C) 2009

Prof. Ali M. Niknejad (C) 2009

We can impose voltage continuity, so =. But we have two

Prof. Ali M. Niknejad (C) 2009

ZVS & ZdVS

Prof. Ali M. Niknejad (C) 2009

Class E Load & Swing