You are on page 1of 4

2017 First New Generation of CAS

Interface circuits based on FPGA for tactile sensor


systems
Ali Ibrahim, Luigi Pinna, Maurizio Valle
Department of Electrical, Electronic and Telecommunications Engineering and Naval Architecture (DITEN)
University of Genova
Genoa, Italy
ali.ibrahim@edu.unige.it

Abstract—Development of tactile sensing systems is motivated


by the possibility of application in many domains such as
robotics, prosthetics, and industrial automation. This paper
provides a functionality assessment of an interface electronic
circuit prototype for tactile sensing systems. The circuits are
based on the DDC112U and an FPGA Xilinx Spartan-6. An
Fig. 1. Tactile sensing system
experimental setup is carried out to measure the signals
generated from a single tactile sensor. Experimental results
validate the correct functionality of the proposed interface when The interface electronics accommodates the circuits for
the measured voltage and charge are analyzed in terms of the converting the generated electrical signals to voltage. It uses
input force. Moving to the new system may pave the way towards capacitance to voltage converter in the systems with capacitive
the fully integrated SoC for the e-skin development. sensors [3], or charge amplifier/charge integrator circuits when
targeting piezoelectric transducers [4]. Sampling signals is
Keywords—electronic skin; tactile sensors; interface circuits; usually applied sequentially using a multiplexer that scans the
sensor measurements; channels one by one [5]. However, addressing simultaneous
sampling which allows to acquire a sample from all the sensors
I. INTRODUCTION in parallel is required when fast stimuli are applied [6].
Technological advances have motivated the development of Many recent researchers have addressed the development
electronic skin (e-skin) since it can be applied in many domains of interface circuits for tactile sensors. A charge amplifier
such as prosthetics, robotics, and industrial automation. The e- circuit for signal conditioning, together with a 16 bit NI USB
skin is an arrangement of tactile sensing materials, signal 6341 board for data acquisition have been used in [7]. Acer et
conditioning and acquisition (interface circuit), signal al. [8] proposed a design using TLV 2772 operational amplifier
processing and interpretation. Thus, sensing materials should for the signal conditioning of silicone embedded distributed
be fabricated together with an interface circuits able to acquire piezoelectric sensors. Authors in [9] proposed an interface
the tactile signals at the first place, then to transmit the electronics consisting of PCB charge amplifiers for signal
acquired data in order to be decoded. The interface circuit is in conditioning, 4 channels ADC, two NI DAQ boards and
charge of signal conditioning required to adapt the output LabVIEW tool for data acquisition. However, such systems are
signal extracted from the sensor into voltage to be converted by considered bulky due to their hardware complexity and could
an analog to digital conversion circuit. not meet the restrictions (e.g. small space, light weight, low
A functional block diagram of the tactile sensing system is power consumption) imposed by the application domains [10].
shown in Fig. 1. The tactile sensors represent the main This paper focuses on digital serial interface
component of the system since the chosen materials for e-skin implementation based on FPGA device for a new interface
development should reflect certain sensing capabilities to fulfill circuits for tactile sensors. It presents the functional evaluation
the application domains requirements [1]. The piezoelectric and tactile signal analysis of the interface circuit prototype
polymer films of Polyvinylidene Fluoride (PVDF) [2] is used using Components-of-the-Shelf (COTS) devices. The circuit
because it meets the above mentioned requirements. adopts an analog to digital converter DDC112U from Texas
When mechanical stimuli are applied to the surface of Instruments Inc. [11] and an FPGA Xilinx Spartan®-6. The
tactile sensors, the interface circuits should carefully collect the goal is to replace bulky systems with software free, scalable,
generated signals to preserve meaningful information contained and small size interface circuits. Moving to the new system
in raw data. These signals are progressively elaborated to represents a critical step towards full SoC integration for the e-
extract structured information employing an embedded skin development. Experimental results validate the
electronic system for tactile data decoding. Our main objective functionality of the proposed circuits when the measured
is to develop the tactile sensing system as presented in Fig. 1, voltage and charge have been analyzed in terms of the input
integrating tactile sensors with different components of the force.
system embedded on a single system on chip (SoC).

978-1-5090-6447-2/17 $31.00 © 2017 IEEE 205


37
DOI 10.1109/NGCAS.2017.60
Fig. 2. Interface circuits prototype with 4×4 tactile sensor array Fig. 4. Time diagram of the signals control and data retrieval.

The rest of this paper is organized as follows: Section II (DOUT). The conversion process is alternating between the
describes the interface circuit prototype. The digital serial two inputs of the DDC112 since it contains only one A/D
interface system dealing with the A/D control, data retrieving, converter. The integration and conversion process is done
and UART interface with the FPGA implementation are independently of the data retrieval process.
reported in Section III. In Section IV, the experimental setup
and the results of the measurements are presented and assessed. A. A/D Control and Data Retrieving
At last conclusions are drawn in Section V.
Fig. 3 shows the block diagram of the digital serial
interface between the DDC112U and the ATLYS FPGA
II. INTERFACE CIRCUITS PROTOTYPE development board. The maximum sampling rate for the
Fig. 2. illustrates the prototype of the interface circuit with DDC112U is 2 KSPS: it is controlled by the CONV signal
4×4 tactile sensor array. The DDC112 is a dual inputs which allows a maximum integration time of 500μs. Fig. 4
converter consisting of two identical input channels where each shows the time diagram of the signals control and data
performs the function of current to voltage integration followed retrieval. Using a counter on the clock cycles of the FPGA
by a multiplexed analog to digital (A/D) conversion. Each device (100 MHz), the FPGA sets the CONV signal which
input has two integrators so that the current to voltage allows the DDC112U to start integration. With the falling edge
integration can be continuous in time. The output of the four of DVALID, the data from the last conversion is available for
integrators are switched to one delta-sigma (ΔΣ) converter via retrieval. The falling edge of DXMIT in combination with the
a four input multiplexer. With the DDC112 in the continuous data clock (DCLK) will initiate the serial transmission of the
integration mode, the output of the integrators from one side of data from the DDC112U. Data is retrieved from the DDC112
both of the inputs will be digitized while the other two when DVALID falls and completed before the occurrence of
integrators are in the integration mode [11]. This integration the next CONV transition from high to low or low to high.
and A/D conversion process is controlled by the system clock, The DVALID output goes low when the shift register of the
CLK. With a 10 MHz system clock, the integrator combined DDC112U contains valid data. Taking into consideration that
with the delta sigma converter accomplishes a single 20 bits the DDC112U is converting at the maximum sampling rate
conversion in approximately 220μs. The results from first side (Tint = 500μs), the time during which one retrieving operation
(side A) and second side (side B) of each signal input are must be done is:
stored in a serial output shift register. The DVALID output
goes low when the shift register contains valid data. Hence, a Treceive = Tint – t1– t2 (1)
specific digital serial interface is required to control the Where t1 = 421.2 μs and t2 =10 μs are two fixed times when
integration time and the conversion phase, and also to retrieve the DDC112U work with frequency of 10MHz.
the converted data when available. This has been done using
ATLYS development board containing the Spartan®-6 FPGA For that, Treceive = 500 – 421.2 – 10 = 68.8μs. Then the 40
device. clock cycle of the DCLK (for 40 bits) must be done before this
deadline:
III. DIGITAL SERIAL INTERFACE TDCLK ≤ 68.8 /40 = 1.72μs
The DDC112U deals with a digital synchronous serial FDCLK ≥ 582 KHz (2)
interface to provide the digital results. The serial interface
consists of a data clock (DCLK), an enable transmit pin
(DXMIT), a data valid pin (DVALID), a serial data output pin TABLE 1
DIGITAL SERIAL INTERFACE IMPLEMENTATION RESULTS

Resources Utilization
Slice registers 215
Slice LUTs 214
Operating frequency (MHz) 198.7

Power consumption (mW) 21


Fig. 3. Block diagram of the digital serial interface.

206
38
Fig. 5. Setup Measurements

C. Hardware Implementation
To this end, selecting FDCLK = 2 MHz data retrieval process The digital serial interface has been implemented in VHDL
is guaranteed without any risk of reaching the next CONV using Xilinx ISE Design Suite 14.7. Design has been
transition. On the other hand, one bit of DOUT will be synthesized, placed and routed, and programmed to the
available on each falling edge of DCLK. For that, the digital Spartan-6 XC65SLX45 FGG484 FPGA device. "XPower
interface retrieves the data on the rising edge of DCLK to Analyser" provided by ISE tool has been used in order to
ensure a bit retrieving each clock cycle. Data are stored in Data analyze the power consumption of the CORDIC circuit.
register having the length of 40 bits. Implementation results are reported in Table 1; it presents a
good performance in terms of hardware resources and power
B. UART to USB Interface consumption.
In order to assess the functionality of the interface circuit,
and to analyze on PC the retrieved data from sensor signals IV. EXPERIMENTAL SETUP AND MEASURMENTS
when a mechanical stimuli is applied, an UART to USB
interface has been implemented. Two different “ping-pong” The measurements of the response of two tactile sensors are
registers have been used: data_reg and temp_reg. When presented in this work. The array consists of 4×4 tactile
data_reg is filled with the all 40 bits, data is stored into sensors, from which only two sensors were directly connected
temp_reg in order to free up data_reg to the next retrieving to the input of the DDC112U.
operation. The temporary register temp_reg is in charge of Fig. 5 illustrates the different instruments used for this
sending the data to the ATLYS board while data_reg deals setup. The frequency generator controls the oscillation
with the A/D interface. To send data in real time and to avoid frequency of the shaker which has been fixed to 27 Hz for the
memorizing in the FPGA, data contained in the temporary current setup. A force sensor is mounted on the shaker to read
register (40 bits) have to be sent before the next retrieving out the corresponding force value using LabVIEW tool. On the
operation, such that: other hand, when the shaker applies a mechanical stimulus on
the surface of tactile sensor, the generated electrical signal is
connected to the DDC112U board to be converted. As
TTX < Tint – 40 × TDCLK = 480 μs (3)
described above, the FPGA is used to perform two different
Where TTX is the transmission time. The followed procedure tasks: 1) A/D control and data retrieving, and 2) the UART to
respects the time constraints, and sending data before the USB interface to send the converted data to MATLAB in order
arrival of the next converted data is guaranteed for a TTX = 370 to be elaborated. The work aims to study the feedback
μs. capacitors of the DDC112U to analyze the performance when

(a) (b)
Fig. 6. (a) Mean measured voltage vs Force and (b) Charge vs Force the four capacitance values under study.

207
39
applying mechanical force on its surface. Tactile signal
analysis has been provided when the proposed interface based
on DDC112U and an FPGA Xilinx Spartan®-6 is used.
Experimental results demonstrate the correct functionality of
the proposed system when the measured voltage and charge in
terms of the input force have been assessed. Future work will
consist on the implementation of the interface electronics with
DDC232/264 allowing high number of input channels. Such
interfaces will be able to deal with arrays of sensors having up
Fig. 7. d33 piezoelectric coefficient for the four capacitance values to 64 channels with the possibility to cascade a number of
under study. circuits if a large area e-skin is targeted.

dealing with single piezoelectric tactile sensor. REFERENCES


The tests were performed using four different ranges [1] L. Seminara, M. Capurro, P. Cirillo, G. Cannata, M. Valle,
corresponding to four feedback capacitors values of the Electromechanical characterization of piezoelectric PVDF polymer films
DDC112U (i.e. C = 12.5 pF, 25 pF, 37.5 pF, and 87.5 pF) [11]. for tactile sensors in robotics applications, Sensors & Actuators: A.
Physical 169, pp. 49-58, 2011.
These tests were carried out at the generated frequency of 27
[2] Seminara, L.; Pinna, L.; Valle, M.; Basirico, L.; Loi, A.; Cosseddu, P.;
Hz while the force amplitude varied from 0.05 to 5.5 Newton; Bonfiglio, A.; Ascia, A.; Biso, M.; Ansaldo, A.; Ricci, D.; Metta, G.,
The FPGA device was connected to the PC using the UART to "Piezoelectric polymer transducer arrays for flexible tactile sensors," in
USB interface, and data was collected using MATLAB as Sensors, 2012 IEEE , vol., no., pp.1-4, 28-31 Oct. 2012.
described above. The collected data was normalized using the [3] T. Guo, S. Hao, C. Zhang, J. Liu, Y. Deng and X. He, "Analysis and
following equation to have the voltage value for each measured design of pulse frequency modulation discontinuous-current-mode
force amplitude: dielectric barrier corona discharge with constant applied electrode
voltage," in IET Power Electronics, vol. 7, no. 11, pp. 2857-2869, 11
Vn × MSB= d × Vmax (4) 2014.
[4] L. Pinna, M. Valle, Charge Amplifier Design Methodology for PVDF-
where Vn represents the normalized output voltage signal Based Tactile Sensors, Journal of Circuits, Systems and Computers, Vol.
value, Vmax is the maximum supply voltage which equals 22, No. 08, 2013. DOI: 10.1142/S0218126613500667.
4.09V in our case, MSB equals 220-1, and d is the 20 bit [5] l. Pinna, A.Ibrahim ,M.Valle, Interface electronis for tactile sensors
collected data. DDC112U has a sampling frequency of 2 based on piezoelectrric ploymers, IEEE sensors Journal, in press.
kSamples/s, and the data have been extracted for a duration of [6] L. Seminara, L. Pinna, M. Capurro, M. Valle, “A Tactile Sensing
5s which is equivalent to a data rate of 2k samples/s (10k System Based on Arrays of Piezoelectric Polymer Transducers,” in
Smart Actuation and Sensing Systems - Recent Advances and Future
samples/5s). Challenges, Rijeka, Croatia: InTech, 2012, ch. 23, pp. 611 -638.
The mean measured voltage and the charge response have [7] A. Drimus, M. Børlum Petersen and A. Bilberg, "Object texture
been plotted as function of force magnitude in Fig. 6 (a) and (b) recognition by dynamic tactile sensing using active exploration," 2012
IEEE RO -MAN: The 21st IEEE International Symposium on Robot and
respectively. The results show a high order of linearity Human Interactive Communication, Paris, 2012, pp. 277 -283. doi:
presented by the voltage response of the single sensor when 10.1109/ROMAN.2012.6343766.
converted by the DDC112. Moreover, the correspondence of [8] Acer M, Salerno M , Agbeviade K , Paik J, Development and
the charge values when varying the input force validates the characterization of silicone embedded distributed piezoelectric sensors
correctness of the interface circuits’ functionality. for contact detection, Smart Materials and Structures, vol. 24, num. 7,
2015.
The piezoelectric coefficient d33 has been calculated as [9] Pinna, L.; Carlini, G.; Seminara, L.; Valle, M., Interface electronics for
reported in [9]. It is illustrated as function of force magnitude tactile sensing arrays, in Electronics, Circuits and Systems (ICECS),
in Fig. 7. According to the plot, d33 has sparse values with 2011 18th IEEE International Conference on, vol., no., pp.468-471, 11-
respect to the very low force magnitudes (0.05 N), with a quasi 14 Dec. 2011.
linear behavior when increasing the force magnitude. The [10] M. Franceschi; L. Seminara; S. Dosen; M. Strbac; M. Valle; D. Farina,
"A system for electrotactile feedback using electronic skin and flexible
obtained results concerning the piezoelectric coefficient show matrix electrodes: Experimental evaluation," in IEEE Transactions on
correlation with the theoretical value of the d33 modelled in [9] Haptics , vol.PP, no.99, pp.1-1.
which validates the followed approach. [11] http://www.ti.com/lit/ds/symlink/ddc112.pdf
[12] H. Krüger, M. Rabe, E. Ebert, P. Busch, N. A. Damaschke, H. Ewald,
V. CONCLUSION “A flexible measurement system for absorption spectrometry using LED
light sources and a high accuracy two -channel ADC for simultaneous
This paper presented an interface circuit based on FPGA sampling”, in 9th ICST, Auckland, New Zealand, 2015, pp. 652 -655.
implementation for tactile sensor systems. It provided the doi: 10.1109/ICSensT.2015.7438478.
functional evaluation and analyzed tactile sensor signals when [13] http://www.ti.com/lit/an/sbaa024/sbaa024.pdf.

208
40

You might also like