Professional Documents
Culture Documents
Abstract— This paper presents a design of two stage CMOS Amplifier .There are many topologies available for operational
Operational amplifier. Operational amplifier is designed using amplifier and 2 stage operational amplifier is one among those
45nm CMOS technology. With the addition of suitable topologies[2] . This topology uses 2 stages in cascade . In this
external feedback components, the modern day operational topology gain of first stage is not significant and therefore
amplifier can be used for a variety of applications such as ac second stage ( common source ) is added in cascade with the
and dc signal amplifications, active filters, oscillators, first stage to enhance the gain of the first stage and we get the
comparators, regulators and others .In this paper we have significantly amplified output in the end.
calculated the parameters of two stage CMOS Operational Operational amplifier can be designed using cascode
amplifier like Slew rate,Gain ,Power Dissipation, and noise on topologies like telescopic cascode and folded cascode
different voltages and with this we have shown the effect of topologies [3].Operational amplifier designed using telescopic
voltage variation on the parameters of operational amplifier. cascode topologies have highest power efficiency due to its
Design and Simulation has been carried on Cadence Virtuoso load compensation in comparison to other topologies and
6.1 tool . operational amplifier designed using folded cascade topology
Keywords— OPAMP, Topologies,Gain, Slew Rate, provides high voltage swing as compare to telescopic cascode
Power Dissipation. topology[3]. Operational amplifier gain can be enhanced by
using current buffer with it [4] .Operational amplifiers can be
I. INTRODUCTION designed at low voltages by using rail to rail input / output
Operational amplifier is the most common building block of topology [5].
most of the electronic systems. Operational amplifier was Operational amplifier uses a variety of compensation
initially designed for mathematical operations such as addition techniques to increase the stability in closed loop. Miller
,multiplication, subtraction, integration and hence it got its compensation technique is one of the compensation techniques
name from its original use of mathematical operations[1] used to increase the stability of closed loop operational
.Operational amplifier is basically a high gain Differential amplifiers[6].Operational amplifiers can be used to realize
AJEC l March,2016 36
www.astpublishers.com
Deepak Pandey et al, American Journal of Electronics & Communication, Vol. III (2), 36-40
analog to digital converters, filters, comparators, oscillators, amplified output .Another block is the biasing circuitry which
integrators, and others[7-12]. keeps all the MOSFETS in saturation region and this is done
Gain and Slew rate of operational amplifier can be enhanced because MOSFET behave as an amplifier in saturation region.
by using Body bias technique and Darlington pair internal compensation circuitry block provides the stability to
biasing techniques respectively[13-14].Power dissipation in Operational amplifier by reducing the gain at high frequencies
Operational amplifier can be reduced by using transistor when negative feedback is applied to it.
gating technique[15]. EMI interference is very important issue
for the operation of operational amplifier because if the
amplitude of EMI signals increased it can damage the OPAMP
IC. so to overcome this problem highly resistant CMOS
operational amplifiers are designed[16].OPAMP can also be
used to realize Choper Amplifiers[17].
Earlier two stage CMOS Operational amplifiers were designed
using 0.5micron, 0.35 micron, 0.18 micron CMOS
technologies [18-19].In this paper design of two stage
OPAMP is presented at 45nm CMOS Technology.
AJEC l March,2016 37
www.astpublishers.com
Deepak Pandey et al, American Journal of Electronics & Communication, Vol. III (2), 36-40
NMOS Transistor NM4 and PMOS transistor PM2 in common V. SIMULATION RESULTS
source configuration forms a second gain stage of 2 stage
operational amplifier. Common source configuration is used Transient Analysis:
because it provides a large gain. Amplified output of
differential amplifier is obtained at the drain terminal of NM1
transistor which goes as the input to gate terminal of PM2
Transistor Transistor PM2 amplifies the signal coming as the
input to its gate terminal and finally amplified output is seen
across NMOS Transistor NM4.Transistor NM4 is serving as a
load resistance for PM2.
C) Biasing Circuit
Reference current source with diode connected NMOS
Transistor NM3 forms a biasing circuit of 2 stage operational
amplifier. Transistor NM3 will act as a current mirror .NMOS
Transistor NM2 and NM4 will draw a current depending upon
there gate to source voltage which is controlled by biasing
circuit.
AJEC l March,2016 38
www.astpublishers.com
Deepak Pandey et al, American Journal of Electronics & Communication, Vol. III (2), 36-40
VII. ACKNOWLEDGEMENTS
VIII. REFERENCES
AJEC l March,2016 39
www.astpublishers.com
Deepak Pandey et al, American Journal of Electronics & Communication, Vol. III (2), 36-40
[6] P. J. Hurst, S. H. Lewis, J. P. Keane, F. Aram, K. C. based CMOS Operational Amplifier”, ARPN Journal of
Dyer, “Miller Compensation Using Current Buffers in Engineering and Applied Sciences, Vol.10, Issue 9,
Fully Differential CMOS Two-Stage Operational 2015.
Amplifiers”, IEEE Trans. Circuits and Systems I: Fund. [15] Sadhna Sharma, Shyam Akashe, “Class AB CMOS
Theory, Vol.51, Issue 2, pp. 275–285, Feb 2004. Buffer with Low Power and Low Leakage using
[7] Anu, Amit Kr, Neeraj Kr Shukla,“Design Simulation of Transistor Gating Technique”, International Journal of
High Stability 2- Stage Differential OP- Amp Integrator Advanced Science and Technology Vol.58, pp.1-12,
in 180nm CMOS Technology”, Proceedings. of 2013.
International Conference on Recent Trends in [16] Lovlesh Sharma, Shyam Akashe, “High Resistivity
Information, telecommunication and Computing, ITC, CMOS operational amplifier”, International Journal of
2014. Computer Applications, Vol.111, Issue 1, pp.27-30,
[8] R.L.Geiger, E. Sánchez-Sinencio, “Active Filter Design 2015.
Using Operational Transconductance Amplifiers: A [17] Lovlesh Sharma, Shyam Akashe, “Nano Scale Low
Tutorial”, IEEE Circuits and Devices Magazine, Vol.1, Power Chopper Amplifier using Cascode and Miller
Issue 2, pp.20-32, March 1985. Compensation Nutrilization in 45 nm CMOS
[9] Gordan W.Roberts, W.Martin Snelgrove, Adel S.Sedra, Technology”, International Journal of Computer
“Switched-Capacitor Realization of N th=Order applications, Vol.112, Issue 3, pp.41-45, 2015.
Transfer Function Using a Single Multiplexed Op- [18] D. Nageshwarrao, K. Suresh Kumar, Y. Rajasree Rao,
Amp”, IEEE transaction on Circuits and systems, G. Jyothi “Implementation and Simulation of CMOS
Vol.34 , Issue 2, pp.140-148, Feb 1987. two stage Operational Amplifier”, International Journal
[10] Dong-Young Chang, Un-Ku Moon, Senior Member, of Advances in Engineering & Technology, vol.5, Issue
IEEE “A 1.4-V 10-bit 25-MS/spipelined ADC using 2, pp.162-167, Jan 2013.
OP-AMP reset switching technique”,Vol.38, Issue 8, [19] J. Mahattanakul, Member, IEEE “Design Procedure for
pp.1401-1404, August 2003 Two-Stage CMOS Operational Amplifiers Employing
[11] Ankit Sharma, Parminder Singh Jassal,“Design Of A Current Buffer “,IEEE transaction on circuits and
Modified Ultra Low Power, High Precision Opamp systems-II Express. Briefs, Vol.52, Issue 11, pp.766-
based Comparator for Biomedical Applications on 770, Nov 2005.
CMOS”, International journal of engineering research
and applications, Vol. 2, Issue 3, pp. 2487-2492, May-
June 2012.
[12] Data Ram bhaskar, Raj senani, Abhdesh kumar singh,
Shanti swarup Gupta, “Two SimpleAnalog Multiplier
Based Linear VCOs Using a Single Current Feedback
Op-Amp”, Circuits and Systems,vol.1, Issue 1, pp.1-4,
July 2010.
[13] Sanjay Kumar, Jay Pathak, Rajendra Prasad, “Gain
Improvement of Two Stage CMOS Operational
Amplifier through Body Bias in 45 nm CMOS
Technology”, International Journal of Research in
Engineering and Technology,Vol.3, Issue 4, pp.945-
948, 2014.
[14] Abhishekh Pandey, Shubhra Chakraborty, Vijay Nath
,“Slew rate Enhancing Technique in Darlington Pair
AJEC l March,2016 40
www.astpublishers.com