You are on page 1of 9

ESA 310

Electronic Signal Analysis


Lab#1 - Op Amps I

Prepared for:
Ahmad Ibrahim
RCC Institute

Prepared by:
Andrew Yancoff
Student Number: 53950
RCC Institute

January 25, 2010

1
A) Inverting Amplifier

Circuit Design

Fig.1

Calculations
−Rf
Voltage gain in an inverting amplifier: Av=
Rin

To solve for resistor Values, where Av =4:


We will assume the resistance value of Rf to be 4kΩ.
−10 kΩ
4=
Rin

−4 kΩ
Rin=
4

∴ Rin=1 k Ω

Component Values:

Rf = 4kΩ (assumed)
Rin = 1kΩ

2
Circuit Simulation

Input Voltage

Output Voltage

Fig 2.
As shown above in figure 2, you can see the output voltage in comparison with the input
voltage. In this simulation, a 2vpp signal was injected into the op-amp. The resulting
output voltage had a gain of 4, producing a total of 8vpp.

Implementation

3
Fig 3
The implementation is as shown in fig. 3 above. The + and – Supply voltages (pins 7 and
4, respectably) were connected to a 12v source. Either the inverting input (pin 2) or non
inverting input (pin 3) was connected to the input signal, depending on what circuit
design was being implemented (in this case the Inverting). The output (pin 6) was
connected to the oscilloscope.

Frequency Response Values –Inverting

Frequency Gain in dB
(Hz) Vin (v) Vout (v) (20logAV)
100 1v 3.85 11.7
500 1v 3.85 11.7
1k 1v 3.85 11.7
2k 1v 3.85 11.7
5k 1v 3.85 11.7
10k 1v 3.85 11.7
20k 1v 3.85 11.7
50k 1v 3.75 11.4
60k 1v 3.6 11.1
70k 1v 3.4 10.6
80k 1v 3.2 10.1
90k 1v 2.9 9.24
100k 1v 2.65 8.46
110k 1v 2.45 7.78
125k 1v 2.4 7.6
150k 1v 1.8 5.1
175k 1v 1.6 4.08
200k 1v 1.4 2.92 Fig.4
300k 1v 1 0

4
Frequency Response - Inverting
14
12
10
8
Gain (dB)

6
4
2
0
1k
2k

k
k
k
k
k
k
k
0k
0k
5k
0k
5k
0k
0k
5k
0
0

20
50

80
10

60
70

90
50
10

10
11

15
17
20
12

30
Frequency (Hz)
Fig.5

B) Non-Inverting Amplifier

Circuit Design

Fig 6.

Calculations
Rf
Voltage gain in a non-inverting amplifier: Av=1+
Rin

5
To solve for resistor Values, where Av =5:
We will assume the resistance value of Rf to be 1kΩ.

1kΩ
5=1+
Rin

1k Ω
5−1=
Rin

1k Ω
4=
Rin

1kΩ
Rin=
4k Ω

∴ Rin=250 Ω

Component Values:

Rf = 1kΩ
(assumed)
Rin = 250Ω
Circuit Simulation

Output Voltage

Input Voltage

Fig. 7.
6
As shown above in figure 6, you can see the output voltage in comparison with the input
voltage. In this simulation, a 1vpp signal was injected into the op-amp. The resulting
output voltage had a gain of 5, producing a total of 5vpp signal.

Frequency Response Gain (dB) Equation:


vo
Gain db = 20 log
vi

Frequency Response Values – Non Inverting

Frequency Gain in dB
(Hz) Vin (v) Vout (v) (20logAV)
100 1v 5 13.9
500 1v 5 13.9
1k 1v 5 13.9
2k 1v 4.8 13.62
5k 1v 4.8 13.62
10k 1v 4.8 13.62
20k 1v 4.8 13.62
50k 1v 4.7 13.44
60k 1v 4.2 12.46
70k 1v 3.9 11.82
80k 1v 3.4 10.62
90k 1v 3 9.54
100k 1v 2.4 7.6
110k 1v 2.4 7.6
125k 1v 2.2 6.84
150k 1v 2 6.02
175k 1v 1.6 4.08
200k 1v 1.4 2.92 Fig.8
300k 1v 1 0

7
Frequency Response - Non Inverting
16
14
12
10
8
Gain (v)

6
4
2
0
0 0 k k k k k k k k k k k k k k k k k
1 0 5 0 1 2 5 10 20 5 0 6 0 7 0 80 90 10 0 1 1 0 1 2 5 15 0 17 5 20 0 30 0

Frequency (Hz)
Fig.9

8
Exercise

1. A) The output is always at saturation if the amplifier is connected with positive


feedback or if the incorrect pins are connected.

B) The measured voltage gain might be different than the design value if the
incorrect resistors are used in the actual measurement process.

C) The output signal is clipped symmetrically if the input voltage is too large or if
the power supply is too limited. This happens when the output voltage tries to
exceed the limit of the power supply voltage.

D) The output signal is clipped asymmetrically if the power supply is not equal
and input signal has a DC offset meaning that either the negative or positive
voltage is higher or lower.

You might also like