Professional Documents
Culture Documents
SYNCHRONOUS DRAM
FEATURES
PC66-, PC100-, and PC133-compliant Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column address can be changed every clock cycle Internal banks for hiding row access/precharge Programmable burst lengths: 1, 2, 4, 8, or full page Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes Self Refresh Modes: standard and low power 64ms, 4,096-cycle refresh LVTTL-compatible inputs and outputs Single +3.3V 0.3V power supply
MT48LC16M4A2 4 Meg x 4 x 4 banks MT48LC8M8A2 2 Meg x 8 x 4 banks MT48LC4M16A2 1 Meg x 16 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds
x16 x8 x4
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28
NC NC
NC DQ1
NC
NC
OPTIONS
Configurations 16 Meg x 4 (4 Meg x 4 x 4 banks) 8 Meg x 8 (2 Meg x 8 x 4 banks) 4 Meg x 16 (1 Meg x 16 x 4 banks) WRITE Recovery (tWR) t WR = 2 CLK1 Plastic Package OCPL2 54-pin TSOP II (400 mil) Timing (Cycle Time) 10ns @ CL = 2 (PC100) 7.5ns @ CL = 3 (PC133) 7.5ns @ CL = 2 (PC133) 6ns @ CL = 3 (PC133, x16 Only) Self Refresh Standard Low Power Operating Temperature Range Commercial (0C to +70C) Industrial (-40C to +85C)
Part Number Example:
MARKING
16M4 8M8 4M16 A2 TG -8E -75 -7E -6
3, 4,5
Vss DQ15 DQ7 VssQ DQ14 NC DQ13 DQ6 VDDQ DQ12 NC DQ11 DQ5 VssQ DQ10 NC DQ9 DQ4 VDDQ DQ8 NC Vss NC DQMH DQM CLK CKE NC A11 A9 A8 A7 A6 A5 A4 Vss -
NC
NC DQ3
NC NC
NC DQ2
NC
DQM
Note: The # symbol indicates signal is active LOW. A dash () indicates x8 and x4 pin function is same as x16 pin function.
Configuration Refresh Count Row Addressing Bank Addressing Column Addressing 16 Meg x 4 4 Meg x 4 x 4 banks 4K 4K (A0-A11) 4 (BA0, BA1) 1K (A0-A9) 8 Meg x 8 2 Meg x 8 x 4 banks 4K 4K (A0-A11) 4 (BA0, BA1) 512 (A0-A8) 4 Meg x 16 1 Meg x 16 x 4 banks 4K 4K (A0-A11) 4 (BA0, BA1) 256 (A0-A7)
None L None IT 3
MT48LC8M8A2TG-75
NOTE: 1. 2. 3. 4. 5. Refer to Micron Technical Note: TN-48-05. Off-center parting line. Consult Micron for availability. Not recommended for new designs. Shown for PC100 compatibility.
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
GENERAL DESCRIPTION
The Micron 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quadbank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4s 16,777,216-bit banks is organized as 4,096 rows by 1,024 columns by 4 bits. Each of the x8s 16,777,216-bit banks is organized as 4,096 rows by 512 columns by 8 bits. Each of the x16s 16,777,216bit banks is organized as 4,096 rows by 256 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The ad-
dress bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access. The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a selftimed row precharge that is initiated at the end of the burst sequence. The 64Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a highspeed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, highspeed, random-access operation. The 64Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible. SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks in order to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access.
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
4 5 6 7 8 8 8 8 8 9 10 10 10 11 11 12 12 12 12 12 12 12 12 12 13 13 14 14 15 21 23 23 24 24
Concurrent Auto Precharge .......................... 25 Truth Table 2 (CKE) ................................................... 27 Truth Table 3 (Current State, Same Bank) ................... 28 Truth Table 4 (Current State, Different Bank) ............. 30 Absolute Maximum Ratings .................................... 32 DC Electrical Characteristics and Operating Conditions ..................................... 32 IDD Specifications and Conditions .......................... 32 Capacitance ............................................................... 33 Electrical Characteristics and Recommended Operating Conditions (Timing Table) ........... 34 Timing Waveforms Initialize and Load Mode Register ..................... Power-Down Mode ............................................ Clock Suspend Mode .......................................... Auto Refresh Mode ............................................. Self Refresh Mode ................................................ Reads Read Without Auto Precharge .................. Read With Auto Precharge ........................ Single Read Without Auto Precharge ....... Single Read With Auto Precharge ............. Alternating Bank Read Accesses .................... Read Full-Page Burst ................................... Read DQM Operation ................................ Writes Write Without Auto Precharge ................. Write With Auto Precharge ....................... Single Write Without Auto Precharge ...... Single Write With Auto Precharge ............ Alternating Bank Write Accesses ................... Write Full-Page Burst .................................. Write DQM Operation ............................... 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54
Command Inhibit .......................................... No Operation (NOP) ...................................... Load Mode Register ........................................ Active ............................................................... Read ................................................................. Write ................................................................ Precharge ......................................................... Auto Precharge ............................................... Burst Terminate .............................................. Auto Refresh ................................................... Self Refresh ...................................................... Operation ............................................................. Bank/Row Activation ..................................... Reads ................................................................ Writes .............................................................. Precharge ......................................................... Power-Down ................................................... Clock Suspend ................................................ Burst Read/Single Write .................................
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
CKE CLK CS# WE# CAS# RAS# CONTROL LOGIC BANK3 BANK2 BANK1
COMMAND DECODE
MODE REGISTER
REFRESH 12 COUNTER
12 12
ROWADDRESS MUX
12
4096
1 DQM
14
I/O GATING DQM MASK LOGIC READ DATA LATCH WRITE DRIVERS 4 1024 (x4)
DQ0-DQ3
10
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
CKE CLK CS# WE# CAS# RAS# CONTROL LOGIC BANK3 BANK2 BANK1
COMMAND DECODE
MODE REGISTER
REFRESH 12 COUNTER
12 12
ROWADDRESS MUX
12
4096
DQM
SENSE AMPLIFIERS
8
4096
14
ADDRESS REGISTER
I/O GATING DQM MASK LOGIC READ DATA LATCH WRITE DRIVERS
8
DQ0-DQ7
512 (x8)
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
CKE CLK CS# WE# CAS# RAS# CONTROL LOGIC BANK3 BANK2 BANK1
COMMAND DECODE
MODE REGISTER
REFRESH 12 COUNTER
12 12
ROWADDRESS MUX
12
4096
2 DQML, DQMH
14
I/O GATING DQM MASK LOGIC READ DATA LATCH WRITE DRIVERS 16 256 (x16)
16
DQ0-DQ15
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
37
CKE
Input
19
CS#
Input
Input Input
Input Input
2, 4, 5, 7, 8, 10, 11, 13, 42, DQ0-DQ15 x16: I/O Data Input/Output: Data bus for x16 (4, 7, 10, 13, 42, 45, 48, and 51 are 44, 45, 47, 48, 50, 51, 53 NCs for x8; and 2, 4, 7, 8, 10, 13, 42, 45, 47, 48, 51, and 53 are NCs for x4). 2, 5, 8, 11, 44, 47, 50, 53 DQ0-DQ7 x8: I/O Data Input/Output: Data bus for x8 (2, 8, 47, 53 are NCs for x4). 5, 11, 44, 50 DQ0-DQ3 x4: I/O Data Input/Output: Data bus for x4. 40 NC No Connect: These pins should be left unconnected. 36 NC Address input (A12) for the 256Mb and 512Mb devices 3, 9, 43, 49 6, 12, 46, 52 1, 14, 27 28, 41, 54
64Mb: x4, x8, x16 SDRAM 64MSDRAM_F.p65 Rev. F; Pub. 1/03
Supply DQ Power: Isolated DQ power on the die for improved noise immunity. Supply DQ Ground: Isolated DQ ground on the die for improved noise immunity. Supply Power Supply: +3.3V 0.3V. Supply Ground.
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
Register Definition
MODE REGISTER The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Figure 1. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power. Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the WRITE burst mode, and M10 and M11 are reserved for future use. The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation. Burst Length Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a fullpage burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths. Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A9 (x4), A1-A8 (x8) or A1-A7 (x16) when the burst length is set to two; by A2-A9 (x4), A2-A8 (x8) or A2-A7 (x16) when the burst length is set to four; and by A3-A9 (x4), A3-A8 (x8) or A3-A7 (x16) when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.
Initialization
SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100s delay prior to issuing any command other than a COMMAND INHIBIT or a NOP. Starting at some point during this 100s period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied. Once the 100s delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must be precharged, thereby placing the device in the all banks idle state. Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
11
10
3 BT
Reserved* WB
Op Mode
CAS Latency
Burst Length
8
Burst Length M3 = 0 1 2 4 8 Reserved Reserved Reserved Full Page M3 = 1 1 2 4 8 Reserved Reserved Reserved Reserved
M3 0 1
M6 M5 M4 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1
M8 0 -
M7 0 -
M6-M0 Defined -
NOTE: 1. For full-page accesses: y = 1,024 (x4); y = 512 (x8); y = 256 (x16). 2. For a burst length of two, A1-A9 (x4), A1-A8 (x8), or A1-A7 (x16) select the block-of-two burst; A0 selects the starting column within the block. 3. For a burst length of four, A2-A9 (x4), A2-A8 (x8), or A2-A7 (x16) select the block-of-four burst; A0A1 select the starting column within the block. 4. For a burst length of eight, A3-A9 (x4), A3-A8 (x8), or A3-A7 (x16) select the block-of-eight burst; A0A2 select the starting column within the block. 5. For a full-page burst, the full row is selected and A0-A9 (x4), A0-A8 (x8), or A0-A7 (x16) select the starting column. 6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block. 7. For a burst length of one, A0-A9 (x4), A0-A8 (x8), or A0-A7 (x16) select the unique column to be accessed, and mode register bit M3 is ignored.
M9 0 1
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
READ
NOP tLZ
T0 CLK COMMAND
T1
T2
T3
T4
READ
NOP
NOP tLZ
10
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
NOTES
3 4 4 5 6, 7 2 8 8
5. 6. 7. 8.
CKE is HIGH for all commands shown except SELF REFRESH. A0-A11 define the op-code written to the mode register. A0-A11 provide row address, and BA0, BA1 determine which bank is made active. A0-A9 (x4), A0-A8 (x8), or A0-A7 (x16) provide column address; A10 (HIGH) enables the auto precharge feature (nonpersistent), while A10 (LOW) disables the auto precharge feature; BA0, BA1 determine which bank is being read from or written to. A10 (LOW): BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are Dont Care. This command is AUTO REFRESH if CKE is (HIGH), SELF REFRESH if CKE is LOW. Internal refresh counter controls row addressing; all inputs and I/Os are Dont Care except for CKE. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).
11
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location. PRECHARGE The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as Dont Care. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. AUTO PRECHARGE Auto precharge is a feature which performs the same individual-bank PRECHARGE function described above, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the full-page burst mode, where auto precharge does not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command. Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time (tRP) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the Operation section of this data sheet. BURST TERMINATE The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated, as shown in the Operation section of this data sheet.
12
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
13
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
RAS#
CAS#
WE#
A0A10, A11
ROW ADDRESS
BA0, BA1
BANK ADDRESS
Example: Meeting
T0 CLK
tRCD
T1
COMMAND
ACTIVE
NOP
NOP
READ or WRITE
tRCD
DONT CARE
14
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
CKE CS#
HIGH
COMMAND
READ
NOP tLZ
DQ tAC
RAS#
CAS Latency = 2
CAS#
CLK
T0
T1
T2
T3
T4
WE#
COMMAND READ NOP NOP tLZ NOP tOH DOUT tAC CAS Latency = 3 DONT CARE
A0-A9: x4 A0-A8: x8 A0-A7: x16 A11: x4 A9, A11: x8 A8, A9, A11: x16
COLUMN ADDRESS
DQ
A10
DISABLE AUTO PRECHARGE BANK ADDRESS
UNDEFINED
BA0,1
15
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
COMMAND
READ
NOP
NOP
NOP
READ
NOP
NOP
X = 1 cycle
ADDRESS
BANK, COL n
BANK, COL b
DQ
CAS Latency = 2
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
DOUT b
T0 CLK
T1
T2
T3
T4
T5
T6
T7
COMMAND
READ
NOP
NOP
NOP
READ
NOP
NOP
NOP
X = 2 cycles
ADDRESS
BANK, COL n
BANK, COL b
DQ
CAS Latency = 3
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
DOUT b
TRANSITIONING DATA
DONT CARE
16
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
T0 CLK
T1
T2
T3
T4
T5
COMMAND
READ
READ
READ
READ
NOP
NOP
ADDRESS
BANK, COL n
BANK, COL a
BANK, COL x
BANK, COL m
DQ
CAS Latency = 2
DOUT n
DOUT a
DOUT x
DOUT m
T0 CLK
T1
T2
T3
T4
T5
T6
COMMAND
READ
READ
READ
READ
NOP
NOP
NOP
ADDRESS
BANK, COL n
BANK, COL a
BANK, COL x
BANK, COL m
DQ
CAS Latency = 3
DOUT n
DOUT a
DOUT x
DOUT m
TRANSITIONING DATA NOTE: Each READ command may be to any bank. DQM is LOW.
DONT CARE
17
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
COMMAND ADDRESS
READ
NOP
NOP
NOP
WRITE
COMMAND ADDRESS
READ
NOP
NOP
NOP
NOP
WRITE
BANK, COL n
BANK, COL b
tCK tHZ
BANK, COL n
BANK, COL b
tHZ DQ
DOUT n DIN b
DQ
DOUT n
DIN b
tDS
DONT CARE
A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a burst of one is used, then DQM is not required.
A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank.
18
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
T1
T2
T3
T4
T5
T6
T7
COMMAND
READ
NOP
NOP
NOP
PRECHARGE X = 1 cycle
NOP
NOP
ACTIVE
ADDRESS
BANK a, COL n
BANK (a or all)
BANK a, ROW
DQ
CAS Latency = 2
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
T0 CLK
T1
T2
T3
T4
T5
T6
T7
t RP
COMMAND
READ
NOP
NOP
NOP
PRECHARGE
NOP
NOP
ACTIVE
X = 2 cycles
ADDRESS
BANK a, COL n
BANK (a or all)
BANK a, ROW
DQ
CAS Latency = 3
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
DONT CARE
19
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
COMMAND
READ
NOP
NOP
NOP
NOP
NOP
ADDRESS
BANK, COL n
DQ
CAS Latency = 2
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
T0 CLK
T1
T2
T3
T4
T5
T6
T7
COMMAND
READ
NOP
NOP
NOP
BURST TERMINATE
NOP
NOP
NOP
X = 2 cycles
ADDRESS
BANK, COL n
DQ
CAS Latency = 3
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
DONT CARE
20
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
COMMAND
WRITE
NOP
NOP
NOP
ADDRESS
BANK, COL n
DQ
DIN n
DIN n+1
TRANSITIONING DATA
DONT CARE
RAS#
CAS#
COMMAND
WRITE
NOP
WRITE
WE#
ADDRESS
A0-A9: x4 A0-A8: x8 A0-A7: x16 A11: x4 A9, A11: x8 A8, A9, A11: x16
ENABLE AUTO PRECHARGE COLUMN ADDRESS
BANK, COL n
BANK, COL b
DQ
DIN n
DIN n+1
DIN b
TRANSITIONING DATA
DONT CARE
A10
DISABLE AUTO PRECHARGE
BA0,1
BANK ADDRESS
21
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a tWR of at least one clock plus time, regardless of frequency. In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE command. An example is shown in Figure 18. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met. In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.
COMMAND
WRITE
WRITE
WRITE
WRITE
ADDRESS
BANK, COL n
BANK, COL a
BANK, COL x
BANK, COL m
DQ
DIN n
DIN a
DIN x
DIN m
TRANSITIONING DATA
DONT CARE
DQM
t RP
COMMAND
WRITE
NOP
PRECHARGE
NOP
NOP
ACTIVE
NOP
ADDRESS
BANK a, COL n
t WR
BANK (a or all)
BANK a, ROW
DQ
DIN n
DIN n+1
COMMAND
WRITE
NOP
READ
NOP
NOP
NOP
COMMAND
BANK, COL n
WRITE
NOP
NOP
PRECHARGE
NOP
NOP
ACTIVE
ADDRESS
BANK, COL b
ADDRESS
BANK a, COL n
t WR
BANK (a or all)
BANK a, ROW
DQ
DIN n
DIN n+1
DOUT b
DOUT b+1
DQ
DIN n
DIN n+1
TRANSITIONING DATA
DONT CARE
TRANSITIONING DATA
DONT CARE
NOTE: DQM could remain LOW in this example if the WRITE burst is a fixed length of two.
22
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
COMMAND
WRITE
BURST TERMINATE
NEXT COMMAND
ADDRESS
BANK, COL n
(ADDRESS)
DQ
DIN n
(DATA)
DONT CARE
Figure 21 Power-Down
CLK tCKS CKE
(( )) (( ))
> tCKS
(( ))
RAS#
COMMAND
NOP
(( )) (( ))
NOP
ACTIVE
CAS#
Input buffers gated off Enter power-down mode. Exit power-down mode.
WE#
A0-A9
All Banks
A10
Bank Selected
BA0,1
BANK ADDRESS
23
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
CKE
CKE
INTERNAL CLOCK
INTERNAL CLOCK
NOP WRITE NOP NOP
COMMAND
COMMAND
BANK, COL n
READ
NOP
NOP
NOP
NOP
NOP
ADDRESS
ADDRESS
DIN n+1 DIN n+2
BANK, COL n
DIN
DIN n
DQ
DOUT n
DOUT n+1
DOUT n+2
DOUT n+3
TRANSITIONING DATA
DONT CARE
TRANSITIONING DATA
DONT CARE
NOTE: For this example, CAS latency = 2, burst length = 4 or greater, and DQM is LOW.
24
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
T1
T2
T3
T4
T5
T6
T7
COMMAND BANK n
NOP
NOP
NOP
NOP
NOP
NOP
Page Active
Internal States
BANK m
Page Active
ADDRESS DQ
BANK n, COL a
TRANSITIONING DATA
DONT CARE
T1
T2
T3
T4
T5
T6
T7
COMMAND BANK n
NOP
NOP
NOP
NOP
NOP
NOP
Internal States
BANK m
BANK n, COL a
Page Active
ADDRESS 1 DQM DQ
BANK m, COL d
DIN d
DIN d+1
DIN d+2
DIN d+3
TRANSITIONING DATA
DONT CARE
NOTE: 1. DQM is HIGH at T2 to prevent DOUT-a+1 from contending with DIN-d at T4.
64Mb: x4, x8, x16 SDRAM 64MSDRAM_F.p65 Rev. F; Pub. 1/03
25
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
T1
T2
T3
T4
T5
T6
T7
COMMAND BANK n
NOP
NOP
NOP
NOP
NOP
NOP
Page Active
Internal States
BANK m
Page Active
ADDRESS DQ
TRANSITIONING DATA
DONT CARE
T1
T2
T3
T4
T5
T6
T7
COMMAND BANK n
NOP
NOP
NOP
NOP
NOP
NOP
Page Active
Internal States
BANK m
Page Active
ADDRESS DQ
DONT CARE
26
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
COMMANDn X X X COMMAND INHIBIT or NOP COMMAND INHIBIT or NOP X COMMAND INHIBIT or NOP AUTO REFRESH VALID See Truth Table 3
ACTIONn Maintain Power-Down Maintain Self Refresh Maintain Clock Suspend Exit Power-Down Exit Self Refresh Exit Clock Suspend Power-Down Entry Self Refresh Entry Clock Suspend Entry
NOTES
5 6 7
CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge. Current state is the state of the SDRAM immediately prior to clock edge n. COMMANDn is the command registered at clock edge n, and ACTIONn is a result of COMMANDn. All states and sequences not shown are illegal or reserved. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n + 1 (provided that tCKS is met). 6. Exiting self refresh at clock edge n will put the device in the all banks idle state once tXSR is met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring during the tXSR period. A minimum of two NOP commands must be provided during tXSR period. 7. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at clock edge n + 1.
27
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
NOTE: 1. This table applies when CKEn-1 was HIGH and CKEn is HIGH (see Truth Table 2) and after tXSR has been met (if the previous state was self refresh). 2. This table is bank-specific, except where noted; i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below. 3. Current state definitions: Idle: The bank has been precharged, and tRP has been met. Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. 4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4. Precharging: Starts with registration of a PRECHARGE command and ends when tRP is met. Once tRP is met, the bank will be in the idle state. Row Activating: Starts with registration of an ACTIVE command and ends when tRCD is met. Once tRCD is met, the bank will be in the row active state. Read w/Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
28
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
29
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
NOTE: 1. This table applies when CKEn-1 was HIGH and CKEn is HIGH (see Truth Table 2) and after tXSR has been met (if the previous state was self refresh). 2. This table describes alternate bank operation, except where noted; i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below. 3. Current state definitions: Idle: The bank has been precharged, and tRP has been met. Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Read w/Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled, and ends when tRP has been met. Once tRP is met, the bank will be in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled, and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
30
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
31
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
-6 150 2 60
-7E 125 2 45
-75 115 2 45
-8E 95 2 35
UNITS NOTES mA mA mA 3, 18, 19, 32 32 3, 12, 19, 32 3, 18, 19, 32 3, 12, 18, 19, 32, 33 4
mA mA
mA
32
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
CL = 3 CL = 2
CL = 3 CL = 2
CKE hold time CKE setup time CS#, RAS#, CAS#, WE#, DQM hold time CS#, RAS#, CAS#, WE#, DQM setup time Data-in hold time Data-in setup time Data-out high-impedance time CL = 3 CL = 2 Data-out low-impedance time Data-out hold time (load) Data-out hold time (no load) ACTIVE to PRECHARGE command ACTIVE to ACTIVE command period ACTIVE to READ or WRITE delay Refresh period (4,096 rows) AUTO REFRESH period PRECHARGE command period ACTIVE bank a to ACTIVE bank b command Transition time WRITE recovery time
33
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
34
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
4. 5.
6.
7. 8.
9.
Q 50pF
10. tHZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet tOH before going High-Z. 11. AC timing and IDD tests have VIL = 0V and VIH = 3V, with timing referenced to 1.5V crossover point. If the input transition time is longer than 1 ns, then the timing is referenced at VIL (MAX) and VIH (MIN) and no longer at the 1.5V crossover point. CLK should always be 1.5V referenced to crossover. Refer to Micron Technical Note TN-48-09 12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid VIH or VIL levels.
35
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
Tp + 2 Tp + 3
tCK
T1
tCKS
tCKH
(( )) (( )) (( )) (( ))
Tn + 1 tCH
(( )) (( ))
To + 1 tCL
(( )) (( ))
Tp + 1
CKE
(( )) tCMS tCMH
AUTO REFRESH
(( )) NOP NOP (( )) (( )) (( ))
(( ))
tCMS tCMH
(( )) PRECHARGE (( ))
NOP
AUTO REFRESH
(( )) NOP NOP (( )) (( )) (( ))
NOP
ACTIVE
(( )) (( ))
(( )) (( )) (( )) (( )) (( )) (( ))
A0-A9, A11
(( )) (( )) (( )) (( )) (( )) (( ))
(( )) (( )) (( )) (( )) (( )) (( ))
(( )) (( )) (( )) (( )) (( )) (( ))
tAS
tAH
ROW
CODE
tAS
tAH
ROW
A10
CODE
BA0, BA1
ALL BANKS
(( )) (( ))
BANK
DQ
High-Z
AUTO REFRESH
AUTO REFRESH
TIMING PARAMETERS
-6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1 0.8 0.8 1 ns 1.5 2.5 2.5 6 1 1.5 2.5 2.5 7 7.5 0.8 1.5 2.5 2.5 7.5 10 0.8 2 3 3 8 10 1 ns ns ns ns ns ns -6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1.5 1 1.5 2 60 18 1.5 0.8 1.5 2 66 15 1.5 0.8 1.5 2 66 20 2 1 2 2 70 20 ns ns ns
tCK
SYMBOL* tAH
tAS tCH tCL tCK(3) tCK(2) tCKH
SYMBOL*
tCKS tCMH tCMS tMRD3 tRFC tRP
ns ns
*CAS latency indicated in parentheses. NOTE: 1. 2. 3. 4. If CS# is HIGH at clock HIGH time, all commands applied are NOP. The mode register may be loaded prior to the AUTO REFRESH cycles if desired. JEDEC and PC100 specify three clocks. Outputs are guaranteed High-Z after command is issued.
36
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
Tn + 1 Tn + 2
tCKS
(( ))
(( )) (( )) (( )) (( )) (( )) (( ))
NOP
ACTIVE
A0-A9, A11
ALL BANKS
ROW
A10
SINGLE BANK
(( )) (( ))
ROW
tAH
(( )) (( ))
(( ))
BANK(S)
High-Z
BANK
DQ Two clock cycles Precharge all active banks All banks idle, enter power-down mode
Input buffers gated off while in power-down mode All banks idle Exit power-down mode DONT CARE
TIMING PARAMETERS
-6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1 1.5 2.5 2.5 6 0.8 1.5 2.5 2.5 7 0.8 1.5 2.5 2.5 7.5 1 2 3 3 8 ns ns ns ns ns -6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1 1.5 1 1.5 7.5 0.8 1.5 0.8 1.5 10 0.8 1.5 0.8 1.5 10 1 2 1 2 ns ns ns ns ns
SYMBOL*
tAH tAS tCH tCL tCK(3)
SYMBOL*
tCK(2) tCKH tCKS tCMH tCMS
*CAS latency indicated in parentheses. NOTE: 1. Violating refresh requirements during power-down may result in a loss of data.
37
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T6 T7 T8 T9
tAS
tAH
COLUMN e 2
COLUMN m 2
tAH
tAH
BANK BANK
tAC DQ tLZ
DOUT m
tAC tOH
tHZ
DOUT m + 1
tDS
tDH
DIN e DIN e + 1
TIMING PARAMETERS
-6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 5.5 5.4 5.4 6 ns 5.4 6 6 ns 1 0.8 0.8 1 ns 1.5 1.5 1.5 2 ns 2.5 2.5 6 1 2.5 2.5 7 7.5 0.8 2.5 2.5 7.5 10 0.8 3 3 8 10 1 ns ns ns ns ns -6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1.5 1.5 1.5 2 ns 1 0.8 0.8 1 ns 1.5 1.5 1.5 2 ns 1 0.8 0.8 1 ns 1.5 5.5 1 2 1 3 1.5 5.4 5.4 1 3 1.5 5.4 6 1 3 2 6 7 ns ns ns ns ns
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 2, the CAS latency = 3, and auto precharge is disabled. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
38
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
T1
T2
t CH
(( )) (( )) (( ))
Tn + 1
t CL
(( )) (( )) (( ))
To + 1
PRECHARGE
NOP
(( )) ( ( NOP ))
AUTO REFRESH
NOP
(( )) ( ( NOP )) (( )) (( ))
(( )) (( )) (( )) (( ))
ACTIVE
(( )) (( ))
(( )) (( ))
A0-A9, A11
ALL BANKS
ROW
A10
SINGLE BANK t AS BA0, BA1 t AH
(( )) (( ))
ROW
BANK(S)
(( )) (( )) (( )) t RP t RFC1 t RFC1
(( )) (( ))
(( ))
BANK
DQ
High-Z
DONT CARE
TIMING PARAMETERS
-6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1 0.8 0.8 1 ns 1.5 2.5 2.5 6 1.5 2.5 2.5 7 7.5 1.5 2.5 2.5 7.5 10 2 3 3 8 10 ns ns ns ns ns -6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1 1.5 1 1.5 60 18 0.8 1.5 0.8 1.5 66 15 0.8 1.5 0.8 1.5 66 20 1 2 1 2 70 20 ns ns ns ns ns ns
SYMBOL* tAH
tAS tCH tCL tCK(3) tCK(2)
SYMBOL*
tCKH tCKS tCMH tCMS tRFC tRP
*CAS latency indicated in parentheses. NOTE: 1. Each AUTO REFRESH command performs a refresh cycle. Back-to-back commands are not required.
39
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
Tn + 1
tCKS
tRAS(MIN)1
(( ))
(( )) (( )) (( )) (( ))
To + 1
To + 2
PRECHARGE
(( )) (( )) (( )) (( )) (( )) (( ))
NOP ( (
(( ) ) or COMMAND
INHIBIT
AUTO REFRESH
))
(( )) (( )) (( )) (( )) (( )) (( ))
A0-A9, A11
ALL BANKS
A10
SINGLE BANK
(( )) (( ))
t AS BA0, BA1
tAH
(( )) (( )) (( )) (( ))
BANK(S)
DQ
(( ))
(( ))
tXSR2 Enter self refresh mode Exit self refresh mode (Restart refresh time base) DONT CARE
TIMING PARAMETERS
-6 -7E SYMBOL* MIN MAX MIN MAX
tAH tAS tCH tCL tCK(3) tCK(2) tCKH
-75 -8E MIN MAX MIN MAX UNITS 0.8 1.5 2.5 2.5 7.5 10 0.8 1 2 3 3 8 10 1 ns ns ns ns ns ns ns
-75 -8E MIN MAX MIN MAX UNITS 1.5 0.8 2 1 120,000 ns ns ns ns ns ns
1.5 1
1.5 0.8
NOTES: 1. No maximum time limit for Self Refresh mode. tRAS(MAX) applies to non-Self Refresh mode. 2. tXSR requires minimum of two clocks regardless of frequency and timing.
40
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T7 T8
T2 tCH
T3
T4
T5
T6
NOP
NOP
NOP
PRECHARGE
NOP
ACTIVE
TIMING PARAMETERS
-6 -7E SYMBOL* MIN MAX MIN MAX
tAC(3) tAC(2) tAH tAS tCH tCL tCK(3) tCK(2) tCKH tCKS
-75 -8E MIN MAX MIN MAX UNITS 5.4 6 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 1 2 3 3 8 10 1 2 6 6 ns ns ns ns ns ns ns ns ns ns
5.5 1 1.5 2.5 2.5 6 1 1.5 0.8 1.5 2.5 2.5 7 7.5 0.8 1.5
5.4 5.4
-75 -8E MIN MAX MIN MAX UNITS 0.8 1 ns 1.5 2 5.4 6 1 3 44 120,000 66 20 20 1 3 50 70 20 20 120,000 6 6 ns ns ns ns ns ns ns ns ns
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4, the CAS latency = 2, and the READ burst is followed by a manual PRECHARGE. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
41
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T6 T7 T8
T2 tCH
T3
T4
T5
tCMH
ROW
COLUMN m 2
ROW
tAS A10
tAH
ROW
tAH
BANK BANK
BANK
tAC tOH
DOUT m
tAC tOH
DOUT m + 1
tAC tOH
DOUT m + 2
tOH
DOUT m + 3
tHZ tRP
TIMING PARAMETERS
-6 -7E -75 -8E -6 -7E SYMBOL* MIN MAX MIN MAX tCMH 1 0.8 tCMS 1.5 1.5
tHZ(3) tHZ(2) tLZ tOH tRAS tRC tRCD tRP
SYMBOL* MIN MAX MIN MAX tAC(3) 5.5 5.4 tAC(2) 5.4
tAH tAS tCH tCL tCK(3) tCK(2) tCKH tCKS
MIN MAX MIN MAX UNITS 5.4 6 ns 6 6 ns 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 1 2 3 3 8 10 1 2 ns ns ns ns ns ns ns ns
-75 -8E MIN MAX MIN MAX UNITS 0.8 1 ns 1.5 2 ns 5.4 6 1 3 44 120,000 66 20 20 1 3 50 70 20 20 6 6 ns ns ns ns ns ns ns ns
5.5 1 2 42 60 18 18
120,000
120,000
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4, and the CAS latency = 2. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
64Mb: x4, x8, x16 SDRAM 64MSDRAM_F.p65 Rev. F; Pub. 1/03
42
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T7 T8
T2 tCH
T3
T4
T5
T6
NOP
NOP3
PRECHARGE
NOP
ACTIVE
NOP
tCMH
TIMING PARAMETERS
-6 -7E SYMBOL* MIN MAX MIN MAX tAC(3) 5.5 5.4
tAC(2) tAH tAS tCH tCL tCK(3) tCK(2) tCKH tCKS
-75 -8E MIN MAX MIN MAX UNITS 5.4 6 ns 6 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 1 2 3 3 8 10 1 2 6 ns ns ns ns ns ns ns ns ns
-75 -8E MIN MAX MIN MAX UNITS 0.8 1 ns 1.5 2 5.4 6 1 3 1 3 50 70 20 20 120,000 6 6 ns ns ns ns ns ns ns ns ns
1 1.5 2.5 2.5 6 1 1.5 0.8 1.5 2.5 2.5 7 7.5 0.8 1.5
5.4
44 120,000 66 20 20
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 1, the CAS latency = 2, and the READ burst is followed by a manual PRECHARGE. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care 3. PRECHARGE command not allowed else tRAS would be violated.
43
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
T2 tCH
T3
T4
T5
T6
T7
T8
NOP
NOP2
NOP2
READ
NOP
NOP
ACTIVE
NOP
tCMH
ROW
COLUMN m3
ROW
tAS A10
tAH
ROW
tAH
BANK BANK
BANK
tHZ
TIMING PARAMETERS
-6 -7E -75 MIN MAX 5.4 6 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 -8E MIN MAX UNITS 6 ns 6 ns 1 2 3 3 8 10 1 2 ns ns ns ns ns ns ns ns -6 -7E -75 MIN MAX 0.8 1.5 5.4 6 1 120,000 3 44 120,000 66 20 20 1 3 50 70 20 20 120,000 -8E MIN MAX UNITS 1 ns 2 ns 6 6 ns ns ns ns ns ns ns ns
SYMBOL* MIN MAX MIN MAX tAC(3) 5.5 5.4 tAC(2) 5.4
tAH tAS tCH tCL tCK(3) tCK(2) tCKH tCKS
SYMBOL* MIN MAX MIN MAX tCMH 1 0.8 tCMS 1.5 1.5
tHZ(3) tHZ(2) tLZ tOH tRAS tRC tRCD tRP
5.5 1 2 42 60 18 18 120,000 1 3 37 60 15 15
5.4 5.4
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 1, and the CAS latency = 2. 2. READ command not allowed or tRAS would be violated. 3. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
64Mb: x4, x8, x16 SDRAM 64MSDRAM_F.p65 Rev. F; Pub. 1/03 Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
44
1
T7 T8
T2 tCH
T3
T4
T5
T6
ACTIVE
tCMH
ROW
COLUMN m 2
ROW
COLUMN b 2
ROW
tAS A10
tAH
ROW
tAH
BANK 0 BANK 3 BANK 3 BANK 0
BANK 0
tAC DQ tRCD - BANK 0 tRAS - BANK 0 tRC - BANK 0 tRRD tLZ CAS Latency - BANK 0
tAC tOH
DOUT m
tAC tOH
DOUT m + 1
tAC tOH
DOUT m + 2
tAC tOH
DOUT m + 3
tAC tOH
DOUT b
tRP - BANK 0
tRCD - BANK 0
tRCD - BANK 3
TIMING PARAMETERS
-6 -7E SYMBOL* MIN MAX MIN MAX tAC(3) 5.5 5.4
tAC(2) tAH tAS tCH tCL tCK(3) tCK(2) tCKH tCKS
-75 -8E MIN MAX MIN MAX UNITS 5.4 6 ns 6 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 1 2 3 3 8 10 1 2 6 ns ns ns ns ns ns ns ns ns
-6
tCMH tCMS tLZ tOH tRAS tRC tRCD tRP tRRD
1 1.5 2.5 2.5 6 1 1.5 0.8 1.5 2.5 2.5 7 7.5 0.8 1.5
5.4
3 37 60 15 15 14
120,000
3 44 120,000 66 20 20 15
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4, and the CAS latency = 2. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
45
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
(( )) (( ))
T2
T3
T4
T5
T6
Tn + 1
Tn + 2
Tn + 3
Tn + 4
(( )) (( )) (( )) (( )) (( )) (( ))
ACTIVE
NOP
BURST TERM
NOP
NOP
tCMH
ROW
COLUMN m 2
(( )) (( ))
tAS A10
tAH
ROW
(( )) (( ))
tAH
BANK
BANK
(( )) (( ))
tAC tOH
DOUT m+1
tAC ( ( tOH ) )
(( )) DOUT m+2 (( ))
tAC tOH
DOUT m-1
tAC tOH
DOUT m
tOH
DOUT m+1
256 (x16) locations within same row 512 (x8) locations within same row 1,024 (x4) locations within same row Full page completed Full-page burst does not self-terminate. 3 Can use BURST TERMINATE command.
tHZ
TIMING PARAMETERS
-6 SYMBOL*
tAC(3) tAC(2) tAH tAS tCH tCL tCK(3) tCK(2) tCKH
-7E 5.5 5.4 5.4 0.8 1.5 2.5 2.5 7 7.5 0.8
-8E SYMBOL*
tCKS tCMH tCMS tHZ(3) tHZ(2) tLZ tOH tRCD
-8E ns ns ns ns ns ns ns ns
6 6
*CAS latency indicated in parentheses. NOTE: 1. For this example, the CAS latency = 2. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care 3. Page left open; no tRP.
46
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T6 T7 T8
T2 tCH
T3
T4
T5
ACTIVE
tCMH
ROW
tAS A10
tAH
ROW
tAH
BANK
tOH
DOUT m
tAC
tAC tOH
DOUT m + 2
tOH
DOUT m + 3
tHZ
tLZ
tHZ
TIMING PARAMETERS
-6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 5.5 5.4 5.4 6 ns 5.4 6 6 ns 1 1.5 2.5 2.5 6 1 0.8 1.5 2.5 2.5 7 7.5 0.8 0.8 1.5 2.5 2.5 7.5 10 0.8 1 2 3 3 8 10 1 ns ns ns ns ns ns ns -6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1.5 1 1.5 5.5 1 2 18 1 3 15 1.5 0.8 1.5 5.4 5.4 1 3 20 1.5 0.8 1.5 5.4 6 1 3 20 2 1 2 6 6 ns ns ns ns ns ns ns ns
SYMBOL*
tCKS tCMH tCMS tHZ(3) tHZ(2) tLZ tOH tRCD
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4, and the CAS latency = 2. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
47
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T7 T8
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
ROW
tAS A10
tAH
ROW
tAH
BANK
tDH DIN m
tDS
tDH
tDS
tDH
tDS
tDH
DIN m + 1
DIN m + 2
DIN m + 3 t WR 2 tRP
DONT CARE
TIMING PARAMETERS
-6 -7E SYMBOL* MIN MAX MIN MAX tAH 1 0.8 tAS 1.5 1.5
tCH tCL tCK(3) tCK(2) tCKH tCKS tCMH
-75 MIN MAX 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 0.8
-6 -7E SYMBOL* MIN MAX MIN MAX tCMS 1.5 1.5 tDH 1 0.8
tDS tRAS tRC tRCD tRP tWR
1.5 42 120,000 60 18 18 12
1.5 37 120,000 60 15 15 14
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4, and the WRITE burst is followed by a manual PRECHARGE. 2. 15ns is required between <DIN m> and the PRECHARGE command, regardless of frequency. 3. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
48
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T7 T8 T9
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
ROW
tAS A10
tAH
ROW
tAH
BANK BANK
BANK
tDH DIN m
tDS
tDH
tDS
tDH
tDS
tDH
DIN m + 1
DIN m + 2
DONT CARE
TIMING PARAMETERS
-6 -7E -75 -8E SYMBOL* MIN MAX MIN MAX MIN MAX MIN MAX UNITS tAH 1 0.8 0.8 1 ns tAS 1.5 1.5 1.5 2 ns tCH 2.5 2.5 2.5 3 ns
tCL tCK(3) tCK(2) tCKH tCKS tCMH
2.5 6 1 1.5 1
3 8 10 1 2 1
ns ns ns ns ns ns
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
49
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
T7
T8
ACTIVE
ROW
tAS A10
tAH
ROW
tAH
BANK
DONT CARE
TIMING PARAMETERS
-6 -7E SYMBOL* MIN MAX MIN MAX
tAH tAS tCH tCL tCK(3) tCK(2) tCKH tCKS tCMH
-75 MIN MAX 0.8 1.5 2.5 2.5 7.5 10 0.8 1.5 0.8
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 1, and the WRITE burst is followed by a manual PRECHARGE. 2. 15ns is required between <DIN m> and the PRECHARGE command, regardless of frequency. 3. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care 4. PRECHARGE command not allowed else tRAS would be violated.
64Mb: x4, x8, x16 SDRAM 64MSDRAM_F.p65 Rev. F; Pub. 1/03
50
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T7 T8 T9
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
tCMH
ROW
ROW
tAS A10
tAH
ROW
ROW
tAH
BANK BANK
BANK
DONT CARE
TIMING PARAMETERS
-6 -7E -75 -8E SYMBOL* MIN MAX MIN MAX MIN MAX MIN MAX UNITS tAH 1 0.8 0.8 1 ns tAS 1.5 1.5 1.5 2 ns tCH 2.5 2.5 2.5 3 ns
tCL tCK(3) tCK(2) tCKH tCKS tCMH
2.5 6 1 1.5 1
3 8 10 1 2 1
ns ns ns ns ns ns
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 1. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care 3. WRITE command not allowed else tRAS would be violated.
51
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T7 T8 T9
tCK tCKH
T1
tCL
T2 tCH
T3
T4
T5
T6
ACTIVE
tCMH
ROW
COLUMN m 2
ROW
COLUMN b 2
ROW
tAS A10
tAH
ROW
tAH
BANK 0 BANK 1 BANK 1 BANK 0
BANK 0
tDH DIN m
tDS
tDH
tDS
tDH
tDS
tDH
tDS
tDH DIN b
tDS
tDH
tDS
tDH
tDS
tDH
DIN m + 1
DIN m + 2
DIN m + 3
DIN b + 2
tWR - BANK 0
tRCD - BANK 1
tWR - BANK 1
DONT CARE
TIMING PARAMETERS
-6 -7E -75 SYMBOL* MIN MAX MIN MAX MIN MAX
tAH tAS tCH tCL tCK(3) tCK(2) tCKH tCKS tCMH tCMS
44 66 20 20 15 1 CLK + 7.5ns
120,000
50 70 20 20 20 1 CLK + 7ns
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
52
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
T2
T3
T4
T5
(( )) (( ))
Tn + 1
Tn + 2
Tn + 3
(( )) (( )) (( )) (( ))
ACTIVE
NOP
BURST TERM
NOP
(( )) (( ))
ROW
(( )) (( ))
tAS A10
tAH
ROW
(( )) (( ))
tAH
BANK
BANK
(( )) (( ))
tDS DQ tRCD
tDH DIN m
tDS
tDH
tDS
tDH
tDS
tDH
DIN m + 1
DIN m + 2
DIN m + 3
(( )) (( ))
tDS
tDH
tDS
tDH
DIN m - 1 Full-page burst does not self-terminate. Can use BURST TERMINATE command to stop.2, 3
256 (x16) locations within same row 512 (x8) locations within same row 1,024 (x4) locations within same row
DONT CARE
TIMING PARAMETERS
-6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1 1.5 2.5 2.5 6 1 0.8 1.5 2.5 2.5 7 7.5 0.8 0.8 1.5 2.5 2.5 7.5 10 0.8 1 2 3 3 8 10 1 ns ns ns ns ns ns ns -6 SYMBOL* tCKS tCMH
tCMS tDH tDS tRCD
-7E
-75
-8E
SYMBOL*
tAH tAS tCH tCL tCK(3) tCK(2) tCKH
MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1.5 1.5 1.5 2 ns 1 0.8 0.8 1 ns 1.5 1 1.5 18 1.5 0.8 1.5 15 1.5 0.8 1.5 20 2 1 2 20 ns ns ns ns
*CAS latency indicated in parentheses. NOTE: 1. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care 2. tWR must be satisfied prior to PRECHARGE command. 3. Page left open; no tRP.
64Mb: x4, x8, x16 SDRAM 64MSDRAM_F.p65 Rev. F; Pub. 1/03
53
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
1
T5 T6 T7
T2 tCH
T3
T4
ACTIVE
ROW
tAS A10
tAH
ROW
tAH
BANK
tDS DQ tRCD
tDH
DIN m
tDS
tDH
tDS
tDH
DIN m + 2
DIN m + 3
DONT CARE
TIMING PARAMETERS
-6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1 0.8 0.8 1 ns 1.5 1.5 1.5 2 ns 2.5 2.5 6 1 2.5 2.5 7 7.5 0.8 2.5 2.5 7.5 10 0.8 3 3 8 10 1 ns ns ns ns ns -6 -7E -75 -8E MIN MAX MIN MAX MIN MAX MIN MAX UNITS 1.5 1 1.5 1 1.5 18 1.5 0.8 1.5 0.8 1.5 15 1.5 0.8 1.5 0.8 1.5 20 2 1 2 1 2 20 ns ns ns ns ns ns
SYMBOL*
tCKS tCMH tCMS tDH tDS tRCD
*CAS latency indicated in parentheses. NOTE: 1. For this example, the burst length = 4. 2. x16: A8, A9 and A11 = Dont Care x8: A9 and A11 = Dont Care x4: A11 = Dont Care
54
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.
10.16 .08
NOTE: 1. All dimensions in millimeters. 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
55
Micron Technology, Inc., reserves the right to change products or specifications without notice. 2003, Micron Technology, Inc.