Professional Documents
Culture Documents
SIGNALS
8085ARCHITECTURE/BLOCK
DIAGRAM
Immediate Addressing
Data is specified in the instruction itself
EX. MVI B, 3EH - Move the data 3EH given in the
instruction to B register;
Direct Addressing
Address of the data is specified in the instruction
Data will be in memory
EX. LDA 1050H - Load the data available in memory
location 1050H in to accumulator
Instruction cycle
Machine cycle
T state
Fetch operation and Execute operation
Fetch and execute cycle
4100
4102
4104
4105
4108
ADDRESS
HEXCODE
LABEL
INSTRUCTI
ON
4100
3E
START:
MVI A,95H
4101
95
4102
06
4103
34
4104
80
ADD B
4105
32
STA 4200H
4106
00
4107
42
4108
76
MVI B, 34H
HLT
CALCULATIONS
Clock of 8085 = 3 MHz
Time period (T)= 1/3MHz = 0.333 micro sec
No. of T- states required for MVI instruction is 4+3 = 7
Time to execute MVI instruction = 7(T state) x Time
period
= 7 x 0.333 s
= 2.331 s
MICROPROCESS
OR
Data bus
C9H