DEPARTMENT OF TECHNICAL EDUCATION

ANDHRA PRADESH
Name : K.Ramprasad.
Designation : Lecturer.
Branch : A.E.I.E
Institute : QQ.G.P.T, Hyderabad.
Semester : V semester
Subject : LIC Applications.
Sub code : AEI-505
Topic : Wave form generators.
Duration : 100 mts
Sub topic : Internal operation of 555 timer I.C.
Teaching Aids : PPT, diagrams.

AEI505.56 TO 57. 1
 Recap

In the previous class we have discussed about

• Block diagram of 555 timer I.C.

• PIN diagram and its explanation

AEI505.56 TO 57. 2
 Objectives

Upon completion of this topic you will be able to

know about

• Introduction of block diagram of 555 timer IC .

• Operation of 555 timer I.C.

AEI505.56 TO 57. 3
 Interaction or discussion

• What is 555 timer I.C.

AEI505.56 TO 57. 4
Pin diagram of 555 I.C. timer.

AEI505.56 TO 57. 5
Block diagram of 555 Timer IC

AEI505.56 TO 57. 6
Block diagram of 555 I.C. timer.

AEI505.56 TO 57. 7
 Introduction

• The operation of 555 timer directly depends on its

internal function.
• The three resistors R1,R2 and R3 serve as Voltage
divider for the source voltage
• Thus 1/3 rd of source voltage Vcc appears across each
resistor.

AEI505.56 TO 57. 8
 Introduction Contd

• The voltages at V1 and V2 serve as reference voltages

for the two comparators.
• Comparator is basically an op-amp which changes o/p
states when one of its input exceeds the reference
voltage.
• The reference voltage for the comparator 2 is +1/3 Vcc.

AEI505.56 TO 57. 9
 Introduction Contd

• If a trigger pulse is applied at negative input of

comparator 2, the reference voltage drops below +1/3
Vcc it causes a change in state.
• Comparator ,is referenced at voltage +2/3Vcc.
• The output of each comparator is fed to the input
terminals of flip-flop.
• This flip-flop changes states according to the voltage
value of its input.

AEI505.56 TO 57. 10
 Introduction Contd

• Thus if the voltage at threshold terminal rises

above +2/3Vcc,it causes comparator 1 to cause
flip-flop to change its state
• If the trigger voltage falls below+1/3 Vcc, it
causes the comparator2 to change its state.
• Thus the o/p of flip-flop is controlled by voltages of two
comparators.
• The o/p of flip -flop is used to drive the discharge
transistor and o/p stage.

AEI505.56 TO 57. 11
 Introduction Contd

• A high or +ve flip-flop output turns on both the discharge

transistor and output stage.

• The discharge transistor becomes conductive and

behaves as a low resistance short circuit to ground . the
output stage behaves similarly.

AEI505.56 TO 57. 12
 Introduction Contd

• When the flip –flop output assumes the low or zero state ,
reverse action takes place that is the discharge transistor
behaves as an open circuit or infinite impedance

• The output stage assumes high or infinite

impedance.

AEI505.56 TO 57. 13
 Introduction Contd

• Thus the operational state of discharge transistor and

output stage depends on

• Voltage applied to the threshold

• Trigger input terminals

AEI505.56 TO 57. 14
 Summary

In the last class we have studied about

• Introduction to block diagram of 555 timer I.C.

• Operation of 555 timer I.C.

AEI505.56 TO 57. 15
 Quiz

• All voltages in 555 I.C. are measured with

respect to

a) ground

b) source

c) reset

d) trigger

AEI505.56 TO 57. 16
 Assignment

• Draw the internal block diagram of the 555 timer I.C?

AEI505.56 TO 57. 17
 Frequently asked questions

1. Draw the internal block diagram of the 555 I.C. timer?

2. Explain the block diagram of the 555 I.C. timer ?

3. With the help of circuit diagram explain the internal

operations of 555 I.C. ?

AEI505.56 TO 57. 18